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ABSTRACT 
Low Power FFT Processor Design Considerations 
for OFDM Communications 
by 
David Layne Rushforth 
Dr. Yingtao Jiang, Examination Committee Chair 
Professor of Electrical and Computer Engineering 
University of Nevada, Las Vegas 
Today's emerging communication technologies require fast processing as 
well as efficient use of resources. This project specifically addresses the power-
efficient design of an FFT processor as it relates to OFDM communications such 
as cognitive radio. The Fast Fourier Transform (FFT) processor is what enables 
the efficient modulation in OFDM. As the FFT processor is the most 
computationally intensive component in OFDM communication, the power 
efficiency improvement of this component can have great impacts on the overall 
system. These impacts are significant considering the number of mobile and 
remote communication devices that rely on limited battery-powered operation. 
This project explores current FFT processor algorithms and architectures as well 
as optimization techniques that aim to reduce the power consumption of these 
devices. A floating point as well as a fixed point dynamically size-configurable 
FFT processor was designed in VHDL for FPGA applications, and power-saving 
modifications were implemented while analyzing the results. 
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CHAPTER 1 
INTRODUCTION 
Increasing speeds and complexity of wireless communication systems have 
necessitated the progress and advancement of high performance signal 
processing elements. Today's emerging technologies require fast processing 
and efficient use of resources. These resources include power, memory, and 
chip area. Ongoing research seeks to optimize resource usage as well as 
performance. Design becomes a balance and compromise of flexibility, 
performance, complexity, and cost. This project will specifically address the 
power-efficient design of an FFT processor as it relates to emerging OFDM 
communications such as cognitive radio. 
Cognitive radio is a method of wireless communication by way of dynamically 
adapting the transmission of multiple subcarriers to changing conditions in the 
communication channels. These subcarriers are enabled by a modulation 
scheme known as orthogonal frequency division multiplexing (OFDM). OFDM 
converts a high data rate signal into multiple lower data rate signals for 
simultaneous transmission through numerous channels. The Fast Fourier 
Transform (FFT) processor is the heart of OFDM that enables its fast and 
efficient modulation of signals. The FFT algorithm is a fast computation of the 
Discrete Fourier Transform (DFT) which is an essential component of the 
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modulation scheme used in OFDM. As the FFT processor is the most 
computationally intensive component in OFDM communication, an improvement 
in the power efficiency of this component can have great impacts on the overall 
system. These impacts are significant considering the number of mobile and 
remote communication devices that rely on limited battery-powered operation. 
This project will serve as an exploration of current FFT processor algorithms and 
architectures as well as optimization techniques that aim to reduce the power 
consumption of these devices. 
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CHAPTER 2 
LITERATURE REVIEW 
Cognitive Radio 
The definition of cognitive radio was first given by Joseph Mitola III as "The 
point in which wireless personal digital assistants (PDAs) and the related 
networks are sufficiently computationally intelligent about radio resources and 
related computer-to-computer communications to detect user communications 
needs as a function of use context, and to provide radio resources and wireless 
services most appropriate to those needs [1]." Cognitive radio in its fullest sense 
could be thought of as a communication technology that knows its current 
location and the services available, learns usage patterns, anticipates the needs 
of the user, and intelligently modifies its communication behavior to best meet 
the channel conditions and the user's needs [2]. What is generally termed as 
cognitive radio today is mostly concerned with spectral awareness and adaptive 
frequency usage. 
The common term cognitive radio means having the ability to determine the 
quality of a communication channel and adjust the transmitted signal based on 
observations. As an example, upon sensing noise, interference, or other 
disturbances in a particular frequency band, a device could alter the way this 
band is used. This could be done by selecting alternate frequencies for 
3 
transmission or using adaptive bit loading where transmission packets in noisy 
sub-channels are changed to zero symbols to mitigate data loss while clear sub-
channels are utilized for the sending of data [3]. Another alternative is to 
increase the transmission signal time duration according to the noise on the 
channel and the probability of error in receiving the correct symbol. Through 
intelligent use of available spectrum, cognitive radio promises to increase 
spectrum utilization and communication reliability. 
Features of cognitive radio have already found their way into currently 
adopted standards. Specifically, the ability to sense other signals sharing the 
same frequency and adapt communication to avoid interference has already 
been implemented in standards IEEE 802.11, 802.15, and 802.16. As many 
wireless technologies are sharing bands, particularly in unlicensed bands, there 
is a necessity to share frequencies with minimal interference. This need to 
coexist with other signals has led to the development of dynamic frequency 
selection (DFS) and power control (PC); two technologies that can be thought of 
as the starting point of cognitive radio [4]. See below for a timeline of cognitive 
features development and the standards to which they apply. 
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Figure 1. IEEE standardization evolving toward cognitive radio [4] 
Cognitive radio technologies will allow multiple users to utilize common 
spectrum efficiently and cooperatively. As most of the communication spectrum 
has been allocated to primary users, efficient use of remaining available 
spectrum is increasingly important. The real power and advantage to cognitive 
radio, however, is in its potential to make use of under-utilized spectrum that has 
already been assigned to a primary user. The utilization of allocated spectrum by 
licensed users varies dramatically with geographic region as well as time. 
Standards are being drafted that will allow cognitive radio to make use of these 
licensed bands given that they vacate the bands upon detection of the licensed 
user. Cognitive radio could essentially take advantage of nearly all under-utilized 
spectrum. Available spectrum for communication is then greatly increased as 
well as the spectrum efficiency as a whole. 
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"In May 2004, in the landmark Notice of Proposed Rule Making (NPRM) 04-
113, the FCC announced the use of unlicensed wireless operation in the analog 
television (TV) bands." These bands will be specifically targeted for cognitive 
radio operation. IEEE is in the process of developing the standards that will 
guide the usage and parameters of cognitive radio. The primary standard in 
development is 802.22. "IEEE 802.22 will be the first cognitive radio-based 
international standard with tangible frequency bands for its operation [4]." Within 
this standard are details about the physical (PHY) and the media access control 
(MAC) protocol layers. For the purpose of designing an FFT processor with 
applications for cognitive radio, the PHY parameters are of most concern. 
From a 2006 draft of the 802.22 PHY specification [5], one can gather useful 
information that will aid in making design decisions for a compatible FFT 
processor. The following data and tables can be found in that draft: 
802.22 Requirements 
• OFDMA both in uplink and downlink 
• 2K FFT mandatory 
• TDD mandatory, FDD optional 
• 10 msec frame duration 
• 16-frame superframe 
• QPSK, 16-QAM, and 64-QAM, transformed-QPSK 
• Rate 1/2 through rate 5/6 coding 
• 30 - 32 sub-channels per TV channel 
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• Data rate range from 4.8Mbps to 72.6Mbps (with optional channel bonding 
and channel aggregation) 
Table 1 802.22 System Parameters 
Parameters 
Frequency range 
Bandwidth 
Data rate 
Spectral Efficiency 
Modulation 
Transmit power 
Multiple Access 
FFT Mode 
Cyclic Prefix Mode 
Duplex 
Specification 
54-862 MHz 
Mandatory: 6, 7, 8 MHz 
Max: 72.6 Mbps 
Min: 4.8 Mbps 
Max: 4.03 bits/s/Hz 
Min: 0.81 bits/s/Hz 
QPSK, 16QAM, 64QAM 
mandatory 
Default 4W EIRP 
Adaptive OFDMA 
2K mandatory 
1/4, 1/8, 1/16, 1/32 
TDD mandatory 
Remark 
Maximum: 23 Mbps for 6 
MHz 
Single TV channel BW of 6 
MHz 
Partial bandwidth allocation 
1K /4K optional, 2 K / 4 K / 6 K 
for channel bonding 
FDD supported 
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Table 2 802.22 Subcarrier Spacing and Symbol Duration (2K) 
Inter-carrier 
spacing, 
DF (Hz) 
FFT/IFFT 
period, 
TFFT (US) 
6 MHz based 
channels 
(6, 12, 18 MHz) 
3348.214 
298.666 
7 MHz based 
channels 
(7,14,21 MHz) 
3906.25 
256.000 
8 MHz based 
channels 
(8, 16, 24 MHz) 
4464.286 
224.000 
From the above tables, it can be implied that a configurable (variable size) 
FFT processor with available sizes of 1K, 2K, 4K and 6K (1024, 2048, 2096, and 
6144) is desired if attempting compliance with 802.22. Information on speed 
performance qualifications that must be met for this standard can also be 
gathered. 
OFDM (Orthogonal Frequency Division Multiplexing) 
OFDM technology is already in use for many communication systems such as 
ADSL, wireless local area network (WLAN), and multimedia communication 
services [6]. OFDM [and OFDMA (orthogonal frequency multiple access)] is the 
approach taken to utilize available spectrum. The basic principle of OFDM is to 
split a high rate data stream into a number of lower rate streams and transmit 
them simultaneously over a number of subcarriers. In a practical OFDM system, 
not all subcarriers are mapped with data. In the IEEE 802.22 standard for 
instance, "for 2K mandatory FFT size, the number of used subcarriers is 1680. 
8 
Among these, 1440 and 240 subcarriers are used for data and pilot transmission, 
respectively [7]." The number of subcarriers could also be based on bandwidth 
allocated to each user. Seeing that the number of subcarriers could be reduced 
and that not all used subcarriers will contain useful data, it is again evident that 
an FFT processor for this application should have the flexibility to accommodate 
various input lengths. 
Sub-carrier spacing and symbol duration are selected to obtain orthogonality 
between subcarriers. It is this orthogonality that has eliminated cross-talk 
between the sub-channels and the requirement for inter-carrier guard bands. 
This has also simplified the design of both the transmitter and the receiver [8]. 
Other advantages of OFDM as a modulation scheme are listed below: 
OFDM Advantages 
• Can easily adapt to severe channel conditions without complex 
equalization [8] 
• Robust against narrow-band co-channel interference [8] 
• Robust against inter-symbol interference (ISI) and fading caused by 
multipath propagation [8] 
• High spectral efficiency [8] 
• Efficient implementation using FFT [8] 
• Low sensitivity to time synchronization errors [8] 
• Tuned sub-channel receiver filters are not required (unlike conventional 
FDM) [8] 
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• Approach Shannon capacity [the theoretical limit of data transmission 
through an additive white Gaussian noise (AWGN) channel] [3] 
• Adaptive resource allocation [3] 
• High data rates [3] 
• Robustness to multipath delay spread [3] 
• Integrates with spectrum sensing [3] 
OFDM Disadvantages 
• Sensitive to Doppler shift [8] 
• Sensitive to frequency synchronization problems [8] 
• High peak-to-average-power ratio (PAPR), requiring linear transmitter 
circuitry, which suffers from poor power efficiency [8] 
A traditional OFDM system is comprised of several components including a 
convolutional coder, signal mapper (QPSK, QAM, etc.), FFT processor, parallel-
serial converters, and digital-analog converters. A generic block diagram of an 
OFDM system is shown below. For the purpose of this paper, the discussion of 
these components will be limited to the FFT processor. In OFDM, a Fast Fourier 
Transform (FFT) is used to realize the multi-carrier modulation, which reduces 
the complexity of OFDM systems. With increasing OFDM system speeds and 
data throughput demands, the implementation of a high speed FFT processor 
has become the bottleneck of advancement of OFDM techniques [9]. 
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Serial Data 
Input 
Serial Dal*, 
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Figure 2. OFDM system block diagram [10] 
FFT Processor Technologies 
There are many FFT technologies and implementations in use today, so it is 
important to understand the current technologies and recent advancements. The 
discussion of FFT processors will begin with a review of common algorithms and 
architectures widely used in today's technology. Notable advancements and 
calculation methods that have been implemented to optimize FFT processors for 
specific applications will then be considered. 
Algorithms 
The power of the Fourier Transform comes from the fact that even aperiodic 
signals can be expressed or approximated as a sum of periodic signals. This is 
important because most of the signals that are of interest in analyzing are not 
purely periodic in nature. For example, sound recordings of voice and music or 
transmission of data contain information of varying periods or frequencies. Being 
able to represent these signals as a sum of periodic signals becomes important 
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when considering the systems through which one would like to pass these 
signals, specifically, linear time-invariant (LTI) systems. LTI systems are used for 
much of the signal processing that occurs today. There exist eigenfunctions for 
LTI systems where the output of the system is exactly a scaled version of the 
unmodified input. Sinusoidal periodic signals that can be written in the form ei<dS 
are eigenfunctions for all LTI systems. Using the Fourier Transform, aperiodic 
signals that are common in real life systems can be analyzed and processed as 
periodic eigenfunctions using common LTI systems. 
Some of the mathematics involved can be understood in context of a signal, 
such as sound. A sound signal with a given frequency &> can be written 
mathematically as e***. The total sound experienced at the ear could be 
expressed as the sum of all frequencies each with magnidute X(w) as 
The Fourier Transform giving us the magnitudes of each frequency contained 
in the signal can be written as 
X(io)= J x(t)e-'atdt 
J— se 
The Discrete Fourier transform can then be written as 
N-l 
X(k) = Y x(n) e-J2***'*, 0 < fe < N - 1 
» V - 1 
;r(fc) = V x(n)W$", 0 £ fe < N ~ 1 
»=o 
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Fast Fourier Transform algorithms are mathematical simplifications of the 
Discrete Fourier Transform (DFT). They exploit symmetries and periodicity in the 
transform in order to reduce the number of mathematical computations. This is 
done by a divide and conquer method first invented by Carl Friedrich Gauss 
around 1805. It was later rediscovered and published by J.W. Cooley and John 
Tukey and has become known as the Cooley-Tukey algorithm [11]. This method 
effectively reduces the computational complexity of the DFT from order 0(N2) to 
0(N log2(N)). There have since been many variations of this algorithm aimed at 
reducing the complexity of the DFT calculations. These families of fast 
algorithms for computing the DFT are commonly known as FFT algorithms. 
There are also FFT algorithms that are approximations that trade accuracy for 
computation speed, but these methods of approximation are not covered in this 
report. FFT computations can also be classified as Decimation In Time (DIT) or 
Decimation In Frequency (DIF) where the required computations are identical, 
but the order is essentially reversed. 
Fixed-radix FFT 
Fixed radix decompositions are algorithms in which the same decomposition 
is applied repeatedly to the DFT equation. The most common decompositions 
are radix-2, radix-4, radix-8 and radix-16. An algorithm of radix-r can reduce the 
order of computational complexity to 0(N logr(N)) [12]. In general, higher-radix 
algorithms perform faster but require higher complexity hardware when 
compared with smaller-radix algorithms [13]. They also require the input to be of 
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a length exponentially related to the radix. This can potentially lead to wasted 
computations if input lengths are much smaller than the next exponential size 
required by the radix. 
The basic unit of a DFT calculation is often referred to as a "butterfly" 
calculation because of the shape of its flow diagram. A radix-2 simplified 
butterfly flow diagram is shown below. In the diagram, WN - e~IZnfN which is 
commonly refered to as the twiddle or phase factor. 
ff* \v 
Bi 
Figure 3. Radix-2 butterfly flow diagram 
Mixed-radix FFT 
Mixed-radix refers to using a variety of radices in succession. One 
application of this method is to calculate FFTs of irregular sizes. For example, a 
specific application could use radices 2, 3, and 5 to compute an FFT with a size 
that has those numbers as factors. Mixed-radix can also refer to a computation 
that uses multiple radices with a common factor. This could be a combination of 
radices such as 2, 4, and 8. These can be ordered in a way to simplify and 
optimize calculations of specific sizes or to increase the efficiency of computing 
FFTs of variable sized inputs. 
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Split-radix FFT 
The split-radix algorithm is a method of blending two or more radix sizes and 
reordering the sequence of operations in order to reduce the number of 
computations while maintaining accuracy. "Split-radix FFT algorithms assume 
two or more parallel radix decompositions in every decomposition stage to fully 
exploit advantage of different fixed-radix FFT algorithms [2]." As an example of 
how this reordering takes place, a radix 2/4 flow graph and implementation are 
shown below. Similar transformations can be done for split-radix-2/8, -2/16, -
2/4/8, and -2/4/8/16 implementations. 
x[n+N/4] CX~—><—jfrO 
x[n+N/2] Q — X r - K D • O ' v — - ~ * 0 ^-» X[4k+1] 
x[n+3N/4] (y- * Q - • O ^ - — ~ * 0 — - *• X[4k+3] 
Figure 4. Butterfly signal flow graph of split-radix-2/4 DIF FFT [13] 
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Figure 5. Split-radix-2/4 DIF FFT signal flow graph of a 16-point example [13] 
Architectures 
The choice of hardware architecture also plays a part in optimizing FFT 
calculations. The figure below shows simple block diagrams of the most 
commonly used FFT architectures. 
€H Metnorv 
(a) Sbgfc-MeHiofy AiehJweure 
Memory Memory 
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K£H 
Memory Memory 
(e) PUBBCI Arc touc lure 
Memory - * / Proc j - * Buffer — » / Proc j • • * f Proc V—*j Memory 
(d) PipcSfle Art hkec tore 
Fig. 1. Conventions! FFT architectures. 
Figure 6. Conventional FFT hardware architectures [9] 
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Each architecture comes with advantages and disadvantages. Single- and 
dual-memory architectures have relatively small processor areas but have lower 
data throughput and require higher clock frequencies. Dual-memory architecture 
has separate memory for butterfly inputs and butterfly outputs as opposed to one 
shared memory [9]. A variation of dual-memory involves memory "ping-ponging" 
where "source and destination memories are interchanged between stages [14]." 
This allows data fetching, FFT butterfly computation, and data storing to memory 
to be combined into a single cycle loop. Parallel architecture can further increase 
the data throughput allowing for increased processing speed. 
Pipeline architecture is the most popular due to its increased throughput and 
lower clock rates. Compared with memory-based architecture, however, pipeline 
architecture needs a more complicated control block [15]. The pipeline 
architecture includes memory components called buffers between calculations 
stages. These buffers aid in managing data flow and scheduling. An example of 
a radix-2 signal flow graph is shown below. 
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Figure 7. Projection mapping of the pipelined radix-2 DIF [13] 
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The two primary strategies for pipeline buffering are Multiple-path Delay 
Commutator (MDC) and Single-path Delay Feedback (SDF). Because MDC 
architecture requires larger memory size and spends lower hardware utilization, it 
is usually less desirable than the SDF architecture. SDF memory is series-in-
series-out and is comprised of a "first-in-first-out (FIFO) shift register to be the 
delay element and to feedback the previous input data to compute the DFT [13]." 
In the SFD pipelined architecture, the butterfly element has two operational 
modes. The first mode is used to fill the shift register with new inputs while 
transferring previous results to the next stage. The second mode is used to run 
calculations using the newly acquired inputs and store the subtraction results 
back into the shift register while the addition is sent to the next stage (see figures 
below) [13]. 
(a) (b) 
Figure 8. Pipelined SDF operational modes [13] 
Twiddle factor 
Figure 9. 8-point radix-2 single path delay feedback (SDF) architecture [13] 
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In a fully pipelined architecture, there is one computational block for each 
stage in the FFT. For example, in a 2048 point FFT processor, there will be 11 
processing units connected together. Inputs and results will progress through the 
pipelined stages while previous stage processing units are filled with new data. 
In addition to the computational block, a typical FFT processor includes 
components such as the address generation block, twiddle factor memory (or 
generation) block, and control block. 
Optimization Techniques 
Several methods have been employed over the years and in recent times to 
further optimize the calculation of the DFT. Most endeavors attempt to reduce 
the number of mathematical operations required to arrive at the solution while 
others strive to optimize for a resource such as power, speed, area, or memory. 
Of the many optimization methods previously explored by researchers, a few are 
summarized below. The following summaries are by no means a comprehensive 
list of possible modifications but will serve as helpful guidelines in determining 
desirable implementations. Additional methods exist, and still others have yet to 
be discovered. 
Power Optimization 
There are many applications where small power consumption is desired. 
Such is the case for devices running on battery for extended periods of time. 
Power reduction can be achieved by reducing the amount of processing needed 
or by changing device parameters. If the number of operating logic gates is 
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lowered, then the amount of power consumed is also reduced [6]. The dynamic 
power used in CMOS switching can be characterized by the following equation: 
Pswitch = (1/2)a*C*FC|k*Vdd2 where a is the switching activity factor, Q is the load 
capacitance, Fcik is the clock frequency, and Vdd is the supply voltage. This 
equation can provide some insight on the effects of design decisions. For 
example, parallelization adds capacitance, but it also lowers frequency. You 
could then lower the supply voltage and realize quadratic power savings [16]. 
Thus, the pursuit of lower power consumption is assisted by the emergence of 
more efficient algorithms, yet it can be hindered by increasing clock rates. 
Speed Optimization 
There are many ways to optimize the speed of an FFT processor, and this is 
still an ongoing area of research with constant improvements. In general, the 
concept for optimizing the speed of an FFT processor is to minimize the number 
of calculations or steps needed to arrive at the solution. This is done primarily by 
optimizing algorithms and processor architectures. Part of the difficulty in 
realizing speed optimization is finding a solution that is efficient at solving a wide 
variety of problems. Solutions found for a specific application may not be 
applicable to another of interest. An evaluation must be made to determine the 
needs of an application and the optimization technique that is most appropriate. 
Pruning is a method of determining which FFT calculations are unnecessary 
for a given input. This applies to the case where many input values are zero. 
Calculations and time can be saved by not using the processor to needlessly 
multiply and add zeros to other inputs. Conversely, there is a cost of additional 
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computation time to create an index which may or may not be made up for by the 
FFT computations saved. This method is best suited for inputs with regularly 
occurring zeros and may not be desired for systems with very unpredictable or 
changing inputs such as cognitive radio [3]. 
As it relates to speed optimization, pipelining splits the calculations into 
multiple distinct steps and allows calculations on the next inputs to be started 
while previous inputs are shifted to the following step. This allows for increased 
data throughput with less memory. The hardware required for pipelining involves 
more controls/timers, but the calculation elements have more regularity and 
modularity [13]. This modularity can aid in performing efficient FFT calculations 
on a variety of input sizes. Pipelining can be implemented on individual 
processes in the processor as well as on the processor architecture as a whole. 
When architecture is referred to as being pipelined, it consists of multiple 
processing units that are staged with inputs and outputs timed in a way that 
enables the next stage to start calculations on current outputs while the current 
stage receives new data for calculation. 
Transform decomposition is a method developed in [3] for analyzing the 
calculation needs for a given input and determining which computations are 
unnecessary. Its purpose is similar to pruning, but its implementation is different. 
It is shown that for inputs with a large number of zero values, the number of 
multiplications performed is dramatically decreased. This method could be 
advantageous in OFDM if many of the subcarriers are set to zero because of 
under-utilized or noisy channels. A graph showing the number of multiplications 
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versus number of non-zero inputs using this technique is shown below. Ideally, 
cognitive radio will be able to dynamically adjust OFDM subcarriers to prevent 
this large number of irrelevant inputs. 
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Figure 10. Comparison of computation for radix-2 FFT and transform 
decomposition for N=1024 
Parallel-butterfly and dual-butterfly are terms used in [9] to describe methods 
of parallel computations in a pipeline that includes a separate butterfly for 
calculating steps involving a twiddle factor that equals 1. This separate butterfly 
consists of only additions and can be computed in parallel with only the small 
increase of adders to hardware. This results in slightly faster computation with 
minimal increase to chip size [9]. 
Another parallel architecture dubbed the "Supper-FFT" is a complicated 
architecture involving an array of pipelined FFT processors each with local cache 
but with shared global memory [16]. The goal of this processor was to increase 
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data bandwidth while decreasing power consumption. Part of the power 
reduction is attributed to the strategic placement of devices on the chip to reduce 
losses due to long wire lengths in the interconnect network [16]. 
Much work has been done to simplify the mathematical algorithms that define 
the FFT processors. The results of this work have the potential to increase 
processor speeds, reduce power consumption, reduce chip area, and possibly 
reduce memory size. So far, no theoretical lower limit to the number of 
computations needed has ever been determined. The fixed-radix, divide and 
conquer method, has long been thought of as an efficient method of computing 
the DFT, but several advancements have increased the efficiency even further. 
One method, sometimes referred to as the lifting scheme, can change a radix-4 
computation from 4 real multiplies and 2 real adds to 3 real multiplies and 3 real 
adds [17]. While this doesn't reduce the total number of mathematical operations 
needed, it does slightly reduce the complexity of computer processor 
computations leading to a faster, more efficient algorithm. In 1968, the algorithm 
known as split-radix was first presented and held the record for lowest published 
count for power-of-two size N calculation, which requires 4A/log2A/ - 6A/ + 8 real 
multiplications and additions [11]. This record was broken in 2007 by two 
groups, Johnson/Frigo and Lundy/Van Buskirk. Each was able to reduce the 
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number of real multiplications and additions to approximately — N lo^2(^) [18]. 
These new algorithms were modified versions of the split radix that previously 
held the record. Another optimization scheme developed is known as the Rader-
Brenner algorithm of 1976 which factors the algorithm to use purely imaginary 
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twiddle factors "reducing multiplications at the cost of increased additions and 
reduced numerical stability [11]." 
While each of these is an optimization for the FFT, it is important to remember 
that a general optimization may not be the best method for a specific application, 
and a specific optimization may not be the best for a general application. Care 
must be taken to use the correct optimization for any one application. 
Twiddle Factor Storage/Generation 
The storage and/or generation of twiddle factors (FFT coefficients) has been 
an item of interest to many processor designers because of its impacts on not 
only speed, but memory and area as well. Traditional methods of dealing with 
twiddle factors include either storing or computing the needed values. All needed 
values can be stored in memory as a look-up table (LUT) or only e1 can be stored 
while the rest of the values are computed from it. Clearly, one method requires 
more memory and the other requires more computation. A system for efficiently 
storing and generating twiddle factors that balances memory usage and 
computational needs is proposed in [10]. This implementation exploits coefficient 
symmetries to store 1/8 of the values for radix-8 (1/4 for radix-4) and computes 
the rest. The values to be stored are strategically chosen to reduce the amount 
of computations required to generate the rest. This method requires more 
hardware and introduces a delay, but results are shown to reduce area, memory, 
and power for FFT computations greater than 1000 points [10]. The equations 
and block diagrams for the N/4 and N/8 coefficient generators are shown below 
for reference. 
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Other decisions can be made in the design process to further optimize the 
system for a specific application. For example, a variable length FFT processor 
using split-radix and MUX devices to be adaptable to multiple input sizes is 
presented in [13]. An area reduction technique of combining the FFT processing 
elements with channel estimation hardware is set forth in [19]. The design 
decisions made will ultimately contour the system that is constructed. The 
benefits and limitations of each decision have to be weighed in order to arrive at 
a satisfactory solution. 
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CHAPTER 3 
METHODOLOGY 
Project Purpose and Goal 
With mobile devices increasing in complexity and capability, the power 
requirements to operate these devices are continually increasing. Given this 
trend, low power electronics with the capability of extending run time on limited 
battery capacity are more important than ever. Based on the growing need for 
mobile devices to have advanced communication capabilities while extending 
battery life, this project design had a primary focus on power reduction of the FFT 
processor. Implementation techniques with potential power savings were 
reviewed and compared when deciding which designs would have considerable 
impact when targeting OFDM applications. This project documented the power 
savings obtained by the design and implementation of many of these techniques. 
Care was taken to achieve a highly organized processor design with modular 
components that can be easily modified and analyzed independent from other 
components. This led to a completely synthesizable solution that could serve to 
facilitate future research in the area of FPGA design of FFT processors. 
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Design Process and Baseline 
The first task was to come up with a design that would serve as the baseline 
against which to compare all other design choices and implementations. This 
baseline design was to be a 32-bit floating point FFT processor capable of 
computing a 2048 point FFT. This baseline was designed following the 
organization and architecture of an 8-point FFT processor set forth in [20]. 
Specifically, it had a single butterfly processing unit, with supporting ROM, RAM, 
Counter unit, cycles unit, control unit, and address generation unit. The baseline 
processor made use of dual port RAM for the reading and writing of processor 
inputs and results. This 2048 point FFT processor was successfully 
implemented and tested for computational accuracy. Using 32-bit floating point 
number representation and mathematics, the processor was able to compute the 
DFT with very little error as can be seen in the data analysis section of this 
report. 
After completing the design of the floating point baseline processor, a list of 
possible power savings techniques was compiled, and each item was reviewed 
and prioritized. This prioritized list was used as a guide to direct the subsequent 
development of the processor. 
Design Choices and Implementation 
During the progression of the design, many design decisions were made; 
some were anticipated while others were not. Some unanticipated design 
changes came about as the result of failed simulations or difficulty in device 
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synthesis. As an example, the individual synthesis of the various processor 
components allowed the detection of which components required the most 
synthesis time. Upon finding the synthesis time of the RAM and ROM units to be 
unusually large, these components were re-written using alternative VHDL 
constructs that, when implemented, gave the desired result of reducing synthesis 
time. Although the ROM and RAM components that were originally designed 
performed correctly from a logical standpoint, the specific constructs used for 
their implementation caused the hardware compiler to require synthesis time on 
the order of hours rather than minutes. The floating point multiplication and 
addition units also experienced difficulty in synthesis. Again, alternate VHDL 
programming code allowed for faster synthesis with fewer warning messages. A 
comparison of these implementation changes revealed that these coding 
differences that led to faster synthesis resulted in simplified hardware 
implementation which also reduced the overall power consumption. This is a 
reminder that not only good design strategies but also good coding and hardware 
implementation of those strategies can play a role in the power efficiency of a 
design. 
Twiddle Factor Storage 
When deciding on twiddle factor generation needed for the FFT butterfly 
operations, there is always a trade-off between chip area and power as describe 
in the previous chapter. As this project is primarily concerned with power 
consumption, the twiddle factors for this processor have been pre-computed and 
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stored in ROM. There are 1024 (N/2) values that have been stored for use in the 
processor. 
32-bit Floating Point to 16-bit Fixed Point Conversion 
Floating point representation uses specific bits to represent the sign, 
exponent, and mantissa components of a number. The accepted standard for 
this representation is IEEE 754 which indicates the placement and number of bits 
used for each component. The standard includes requirements for double 
precision (64-bit) and single precision (32-bit) floating point representations. See 
below for the 32-bit standard format. 
31 30 23 22 0 
Sign < Exponent — > < Mantissa > 
Figure 13. 32-bit floating point representation 
Floating point representation allows for increased accuracy of calculations 
when compared to fixed point representation, especially in larger FFT 
calculations. This representation, however, requires much more complex 
hardware for performing arithmetic and multiplication which has also been shown 
to have higher power consumption. In order to reduce the power requirements of 
the system, it was decide to implement a complete transition from floating point 
representation and mathematics to fixed point representation. This included 
rewriting the twiddle factor values stored in the ROM as well as implementing 
new fixed point mathematics in the processing unit. During the transition, the 
29 
input word length was also reduced from 32-bit to 16-bit reducing the data path 
widths throughout the device, further improving the power performance of the 
processor. While these decisions had obvious power saving benefits, they were 
not without negative consequences. 
Fixed point representation involves using a set number of bits for the whole 
part of a number and a set number of bits for the fractional part of a number. A 
decimal point location is implied and held constant throughout all hardware. A 
designer can choose the location of the decimal point to fit the range and 
precision needs of their application, but once the decimal point location has been 
decided, it should not be changed in order to maintain consistency in the 
calculation components. 
For this project, it was decided to use a format referred to as 2's compliment 
Q15. This representation uses the 15 least significant bits as fractional bits and 
the most significant bit as the sign bit. Because all of the bits, except the sign bit, 
are fractional bits, this representation has a range between -1 and 1. This range 
is advantageous because it guarantees that multiplication with a number of this 
format will not introduce bit growth. Bit growth occurs when the output of 
multiplication or addition is larger than the input numbers and the result requires 
more bits to represent than the inputs. The result of multiplying two Q15 16-bit 
numbers will result in a number within the same numeric range but in a 32-bit 
number of representation type referred to as Q31 (31 fractional bits after the sign 
bit). In order to maintain a 16-bit Q15 format number at the output, this 32-bit 
result is rounded and truncated in the fixed point multiplier unit. 
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In the case of fixed point addition, adding two 16-bit numbers could potentially 
result in a number twice as large as the inputs and require one additional bit to 
correctly represent. This additional bit would also need to represent a whole 
number bit which doesn't fit into our chosen Q15 representation. This introduces 
another complication which requires scaling of the resulting numbers in order to 
avoid overflow. This scaling occurs at the end of each FFT stage where the final 
butterfly results are scaled by 1/2. This is done by truncating the output and 
dropping the least significant bit. Because of this truncation, computational 
accuracy is reduced for each stage in the FFT. This will result in smaller size 
FFT calculations maintaining higher accuracy and signal to noise ratio (SNR) 
than larger size FFT calculations. 
A typical radix-2 butterfly processing unit involves two additions and one 
multiplication. It has been calculated that this results in an approximate bit 
growth of sqrt(2) bits per stage. In order for our output scaling of 1/2 (reduction 
of one bit) to be sufficient to avoid overflow in the processor, the inputs to the 
processor are also normalized (pre-scaled) to be in the range of -1/sqrt(2) and 
1/sqrt(2). In simulation, this is performed by MATLAB when generating the 
inputs. In hardware, this will require an additional scaling component to be used 
with the analog to digital converter if the inputs are not already within range. 
The block diagram for the fixed point butterfly processing unit as produced in 
Xilinx is shown below. One item to note is the changing data path width within 
this unit. The output of the first adder is permitted to continue without rounding or 
truncation and the data path is 17 bits wide in all units from this point on until final 
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truncation is done at the second adder. This allows for added precision through 
reducing the number of times that data is truncated or rounded within the 
processor. 
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Figure 14. Fixed point butterfly processing unit block diagram 
Dynamically Size-configurable FFT 
As discussed earlier, using a configurable size FFT processor is desirable for 
flexibility in meeting the requirements of various communication standards. It 
also has the ability to save considerable amounts of power by only performing 
the necessary number of calculations for a given size. This is done by reducing 
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the number of calculations per stage and number of stages depending on the 
size of the input. 
In this project, the method chosen to configure the processor involves storing 
the size of the FFT in the first word of the input signal. This means that the first 
16-bit input to the processor will contain the size information while the remaining 
inputs contain the data to be calculated on. This size information is used by the 
processor to determine the number of butterfly operations to complete per stage, 
how many stages are needed, which twiddle factors are needed for the 
calculations, and which memory addresses should be used throughout the 
calculation process. 
The address generator receives the size and stage information from the size 
configuration unit and uses this to customize all parts of its operation. The size 
information allows the address generation unit to determine how many inputs to 
bring into the RAM and when it can move from the input process to the 
calculation process. To accommodate the variable sized input, the address 
generation requires the size of the FFT so that it can store the real parts of the 
inputs in the first N memory banks and the imaginary parts in the second N 
memory banks for a total usage of 2N memory banks to store the real and 
imaginary components of the FFT data. During the calculation process, the size 
information determines which memory addresses are to be used for the 
calculations and when to proceed to the next stage of calculations. The size 
information is needed for calculations because the banks used for the imaginary 
components of the inputs differ depending on the size of the FFT. Also, the pairs 
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of inputs to be combined by each butterfly operation changes depending on FFT 
size. 
The logic used to determine the RAM input addresses needed for each 
butterfly was arrived at by observing binary patterns in the address values used 
in each butterfly in each stage of the processor. In this way, the address needed 
for each input can be dynamically computed using the number of the current 
butterfly operation in the stage, the current stage, and the size of the FFT. The 
VHDL code for the address index generator portion of the address generator can 
give more details to one desiring to see the exact patterns and binary 
rearrangements used to accomplish this process. 
The operation of the ROM varies from that of the RAM when considering 
inputs of variable size. The ROM memory remains the same independent of the 
input size, but different addresses in the ROM will be used for different sized 
input lengths. In the case of a 2048 point FFT calculation, all 1024 twiddle 
factors in the ROM will be used, but for smaller sizes, only a fraction of the 
factors will be used. For example, a 512 point FFT will use only 1 out of every 4 
twiddle factors stored. Much like the logic used for determining the RAM inputs 
to be used for each butterfly operation, the ROM address generator uses 
observed binary patterns to construct the proper address using the number of the 
current butterfly operation in the stage, the current stage, and the size of the 
FFT. 
The IO address generator block in the address generation unit is responsible 
for performing bit reversal of addresses if needed for output. This process also 
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varies depending on the input size. Only the number of address bits used by the 
input should be bit reversed in order to keep from performing undesired address 
scattering that could be caused by bit reversal. For example, if an 8-point FFT is 
being performed which uses the first 16 memory banks (4 address bits) to store 
its real and imaginary components, the desired bit reversal operation is to 
rearrange which data gets put into which of these 16 banks. However, if all 4096 
addresses (13 address bits) that are used by the processor are bit reversed, then 
the data originally found in the first 16 addresses would be scattered throughout 
the 4096 addresses. The IO address generator block uses the size information 
to perform a size-dependent operation eliminating this effect. 
Pipelined Butterfly Process 
The timing of the address generation unit and the butterfly processing unit 
required careful coordination in order to maintain a pipelined butterfly calculation 
process. The butterfly processing unit accepts two complex numbers and a 
complex twiddle factor as inputs and computes the DFT which results in two 
complex outputs. The real and imaginary parts of each number are stored 
separately, so each complex number is read from two memory banks. Each 
memory bank read requires one clock cycle to complete, so reading the two 
inputs from RAM requires four cycles to complete. As the later inputs are still 
being read in, calculations are already starting on the first inputs. As the inputs 
are passed on to the following processes, new inputs continue to be read in for 
the next operation. As calculations complete, the outputs are written back into 
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the exact banks that they were read from. This constitutes an in-place 
computation and removes the requirement of additional buffer memory that is 
necessary with some types of FFT processors. This memory writing also takes 
four cycles to complete. The entire process is completed in nine clock cycles, 
but because of the timing and control of the calculations as well as the memory 
read and write operations, the butterfly calculation process is pipelined to 
complete a new DFT every 4 clock cycles (the time it takes to write the output to 
memory). It is important to note that the term pipeline in this section refers to a 
pipelined process and not a fully pipelined processor architecture as 
differentiated in the previous chapter. This pipeline allows for the continuous 
output of calculation results without processing time in between. There are many 
clock cycles that are removed that would otherwise be spent in idle waiting for 
the next process to start or input to arrive. Because the pipeline process 
removes clock cycles that would otherwise be idle, its contribution to the speed of 
the processor is much more significant than any power savings introduced. 
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Figure 15. Butterfly processing unit pipeline schedule 
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Reduction of Unnecessary Computations 
To further reduce unnecessary processing that could lead to power 
inefficiencies, circuitry was added to bypass additions or multiplications that are 
not needed. This included additions with zero and multiplications by unity. If the 
number zero is being added to a number, then the non-zero number is pushed 
passed the addition circuitry and is output as the result without having wasted 
computations. Similarly, if the multiplier unit detects numbers of unity (1 , -1 , j , -j), 
the non-unity number is presented as the result with the appropriately calculated 
sign bit. The numbers do not pass through the fixed-point multiplier circuitry. 
The power savings achieved by these methods can vary greatly depending on 
the number of non-zero inputs and the size of the FFT. The total power savings 
also needs to account for the power loss introduced due to the added detection 
circuitry. 
MATLAB Interface with the Processor 
The behavioral simulation and testing of the processor were facilitated by 
utilizing MATLAB code for input generation and output interpretation. A MATLAB 
routine was written to generate a VHD file containing randomized inputs written 
in 2's complement Q15 binary fixed point representation for the selected FFT 
length. The FFT length is automatically appended to the beginning of the file for 
the size configuration of the processor. This automatic generation of inputs and 
configuration word along with the dynamically configurable processor enable a 
designer to test multiple input sizes for debugging purposes without having to run 
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syntax or synthesis processes between tests. The generated VHD file is read in 
by the processor testbench routine during behavioral simulation, and the 
testbench routine writes the logical results of the simulation out to a text file. 
A separate MATLAB routine has been written to check the validity of the 
processor results. This MATLAB routine reads the inputs from the VHD input file 
and performs its own FFT calculation using 64-bit double-precision floating point 
operations. The FFT processor result text fiie is then read in and compared with 
the MATLAB calculations. The difference in the results is then used to generate 
plots of the errors and signal to noise ratios (SNR). Similar MATLAB routines 
were also written to generate floating point inputs for the 2048 floating point 
processor designed as the baseline. 
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CHAPTER 4 
DATA ANALYSIS 
The final FFT processor is comprised of six main components and their sub-
components. A block diagram of the main processor components followed by 
brief overview of each component is provided below. It is not the intent of this 
section to provide full details on all signals used by the processor, but that 
detailed information can be found in the code and comments located in the 
computer files accompanying this report. 
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FFT Processor Components 
1. Size Configuration Unit: The size configuration unit is passed information 
received in the first word of the incoming signal. This input contains the 
size of the FFT to be computed. The configuration unit passes this 
information along with the number of computational stages needed to the 
other components. All of the components are programmed to 
automatically decrease or increase calculations or functions performed to 
match the current input size. 
2. Butterfly Processing Unit: The butterfly processing unit computes an in-
place radix-2 FFT calculation of two 16-bit fixed point numbers as 
described previously. 
a. Flip Flops: Used to control data flow and break the process into 
separate pipelined steps. 
b. Multiplexer Units: Used as selectors that control which data is passed 
on during each cycle in the pipeline. 
c. Negate Unit: Used to complete necessary mathematical functions of 
the DFT equation. 
d. Multiplier Unit: Used to complete necessary mathematical functions of 
the DFT equation. 
e. Adder Units: Used to complete necessary mathematical functions of 
the DFT equation. 
3. Address Generation Unit: The address generation unit is where most of 
the complex control actually takes place. This unit takes on the complex 
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role of determining the correct information that needs to go to each unit at 
specific times. One process completed is to get the correct inputs from 
the RAM to the butterfly processing unit during the correct cycles. It also 
determines which twiddle factor is needed from ROM memory during each 
of the calculations. The final outputs are then coordinated to be written 
back to the appropriate locations in memory 
a. Butterfly Counter: Keeps track of how many butterflies have been 
computed in the current stage 
b. Stage Counter: Keeps track of how many stages have been completed 
c. IO/Stage Done signal generator: Signals the completion of the current 
process to the control unit. 
d. Address Index Generator: Uses size, stage, and FFT information to 
determine needed address information 
e. 10 Address Generator: Passes unmodified addresses during input 
operation and bit-reversed addresses during output operation. 
f. Address Shifters: Store the input address used for the butterfly 
processor during the pipelined process so that the same address can 
be used cycles later to store the butterfly processor results. 
g. Multiplexers: Used to select between addresses generated for 
input/output and those generated for the butterfly processor operation. 
h. ROM Address Generator: Determines the address location for the 
appropriate twiddle factor used in each butterfly calculation. 
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4. Control Unit: The control unit is an eight stage finite state machine that 
receives input signals from the other components which indicate the 
completion of tasks performed. Based on these inputs, the controller 
progresses through its states from configuration to memory access and 
calculations to final output. Signals are sent to other components 
indicating the current process. 
5. ROM Unit: The ROM unit stores N/2 complex twiddle factor values that 
were pre-computed and converted to fixed point binary representation 
6. RAM Unit: The RAM unit consists of dual-port RAM capable of 
simultaneous read and write to meet the demands of the pipelined 
butterfly calculation process. The RAM is used for storing the inputs and 
results of each stage and has 4096 (2N) available banks of 16 bits each. 
Real and Imaginary components of the complex data used by the 
processor are stored in independent memory banks separated by N 
addresses. In this manner, the first N addresses of the RAM are used to 
store the real values, while the second N addresses of the RAM contain 
the imaginary values of the complex inputs and results. 
Performance Considerations and Analysis of Results 
In order to quantify the power savings achieved by specific design choices 
during the development of the project, power usage simulations were performed 
at specific project milestones. These milestones include the completion of the 
2048 point floating point FFT processor, the complete restructuring of the 
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processor to use fixed point number representation, the completion of the 
dynamically reconfigurable FFT processor, and the bypassing of unnecessary 
multiplication and addition operations. 
Xilinx XPower Analyzer was used to perform the power analysis of the 
processor once the design was synthesized, mapped, placed and routed by the 
Xilinx ISE design software. The XPower Analyzer is a tool capable of performing 
meaningful power simulations on designs prior to final hardware 
implementations. In the case of this project, default switching and timing settings 
for the simulations were used to assess power performance independent of 
actual inputs or FFT size. The actual power performance of an FFT processor 
will vary with size as the amount of processing done in each component does not 
remain constantly proportioned with varying FFT input size. A brief discussion of 
the optional use of timing and switching constraints for power simulations is 
included in the further research section of this report. The power results of all 
tests were determined using hardware configurations and settings specific to the 
Xilinx Virtex 2P XC2VP30 FPGA device that was used to serve as a common 
baseline reference. The obtained results, therefore, can be effectively compared 
with reference to each other in determining relative power performance rather 
than with reference to a specific wattage which is dependent on a number of 
factors including FPGA hardware, clock frequencies, actual inputs, and FFT size. 
The resulting power simulations for the various project milestones are tabulated 
and graphed below. 
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Table 3 FFT processor power (W) comparison 
Total Quiescent 
Power 
Total Dynamic 
Power 
Total Power 
Junction Temp 
FFT processor 
Size configuration 
unit 
RAM 
ROM 
Butterfly Processing 
Unit 
Address Generation 
Unit 
Control Unit 
Floating 
Point 32-bit 
0.10313 
0.48384 
0.58696 
25 
0.44942 
0 
0.14729 
0.00022 
0.27876 
0.00031 
0.00063 
Fixed Point 
16-bit 
0.10313 
0.13037 
0.2335 
25 
0.10804 
0 
0.09827 
0.00022 
0.00565 
0.00037 
0.00083 
Configurable 
0.10313 
0.12415 
0.22728 
25 
0.1047 
0.00076 
0.09401 
0.00022 
0.00234 
0.00047 
0.00012 
Reduced 
Multiplies 
0.10313 
0.11355 
0.21667 
25 
0.09538 
0.0009 
0.08366 
0.00022 
0.00274 
0.00083 
0.0001 
* Control Unit 
P Address Generation Unit 
• 8utterfly Processing Unit 
• ROM 
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Figure 17. FFT processor power (W) comparison 
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Fixed Point Conversion 
In examining the power distribution of the floating point FFT processor, the 
majority of the power demands are seen to be coming from the butterfly 
processing unit. Because of prior research evidence that fixed point operations 
are more power efficient than floating point operations, this was the first 
significant milestone to be pursued. The power savings results achieved through 
this conversion were indeed remarkable. This is primarily attributed to the 
reduction in processing complexity required for the various mathematical 
operations. This reduction in processing complexity is significant considering the 
number of times that the butterfly processing unit is used during the FFT 
operation. Another contributing factor to the substantial results is the data path 
reduction from 32 bits to 16 bits that was undertaken at the same time. In total, 
there was a 76% reduction in power consumption accomplished by these design 
decisions. A graph and discussion of the remaining three fixed point FFT 
processor milestones are given below. 
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Figure 18. Fixed point FFT processor power (W) comparison 
Dynamically Configurable FFT Processor 
The next goal established was to achieve a dynamically configurable FFT 
processor. This required the design of additional processor hardware that 
consumes power, but the function of that hardware has the ability to potentially 
save power that would be otherwise wasted. The actual power savings realized 
by this implementation can vary greatly depending on the types of inputs that this 
processor is used to compute. As an example, this configurable processor 
receiving only inputs of 2048 points would actually result in wasted power and 
unnecessary chip area consumed by the additional hardware introduced by 
designing a configurable processor. However, as many communications 
standards require or accept inputs of various sizes, the ability to reduce 
processing power based on the input size is very advantageous. Not only do the 
number of calculations decrease by more than half for each FFT size decrement, 
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but the number of RAM and ROM access times are also cut down further 
reducing power consumption. The power simulations indicated above show a 
3% power savings through this implementation, but the actual savings are very 
much dependent on the likelihood of receiving inputs of various sizes. Thus, the 
power savings for a configurable size FFT processor are difficult to specifically 
quantify, but the advantages of such an implementation are readily apparent. 
Reduction of Unnecessary Calculations 
The last milestone achieved was to bypass unnecessary multiplications by 
unity. This includes complex multiplication with 1, - 1 , j , and -j which can be 
thought of as pairs of real multiplies by 1 and 0. In a radix-2 algorithm, these 
multiplications happen quite frequently as can be seen in the table below. Given 
the number of times that these operations occur, the power consumed by the 
addition of detection circuitry is quickly made up by the power savings that 
comes from bypassing unnecessary multiplications. The XPower simulation 
results show a 9% power savings when compared to the previous milestone. As 
shown in the table, the number of multiplications saved varies with the FFT size, 
so actual percentage power reduction will be greater for smaller FFT sizes than 
for larger FFT sizes. At the time that this multiplication bypass was being 
implemented in the processor, other minor changes to signal routing and 
processor architecture were also made that could have contributed to the results 
shown, but these contributions are believed to be insignificant. 
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Table 4 Complex multiplications by unity for radix-2 
N 
8 
16 
32 
64 
128 
256 
512 
1024 
2048 
Stage 
1 
N/2 
4 
8 
16 
32 
64 
128 
256 
512 
1024 
Stage 
2 
N/2 
4 
8 
16 
32 
64 
128 
256 
512 
1024 
Stage 
3 
N/4 
2 
4 
8 
16 
32 
64 
128 
256 
512 
Stage 
4 
N/8 
2 
4 
8 
16 
32 
64 
128 
256 
Stage 
5 
N/16 
2 
4 
8 
16 
32 
64 
128 
Stage 
6 
N/32 
2 
4 
8 
16 
32 
64 
Stage 
7 
N/64 
2 
4 
8 
16 
32 
Stage 
8 
N/128 
2 
4 
8 
16 
Stage 
9 
N/256 
2 
4 
8 
Stage 
10 
N/512 
2 
4 
Stage 
11 
N/1024 
2 
Total 
10 
22 
46 
94 
190 
382 
766 
1534 
3070 
Real 
multiplies 
by 1 or 0 
2xTotal 
20 
44 
92 
188 
380 
764 
1532 
3068 
6140 
Real 
multiplies 
N/2xStagesx2 
24 
64 
160 
384 
896 
2048 
4608 
10240 
22528 
% Saved 
Multiplies 
83.3% 
68.8% 
57.5% 
49.0% 
42.4% 
37.3% 
33.2% 
30.0% 
27.3% 
Signal to Noise Ratio 
Although the primary goal of this project was power performance, it is still of 
interest to consider other effects caused by design decisions. One characteristic 
of particular interest is Signal to Noise Ratio (SNR). Moving from a floating point 
representation to one of fixed point introduces rounding and errors that lead to a 
decreased SNR. Additionally, reducing the data path from 32 bits to 16 bits also 
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decreases accuracy further lowering the SNR. The SNR was measured for all 
sizes of the processor and the comparison between the 32-bit floating point 
processor and the 16-bit fixed point processor can be seen below. 
Simulated Signal to Noise Ratio (dB) 
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Figure 19. Signal to noise ratio comparison 
There is approximately a 30dB difference between the two processors, so 
while significant savings were made on power, they were paid for by the output 
output SNR. If a particular application demands that higher SNR values be 
achieved, this can be manipulated by increasing the data path width in the 
processor design. Less significant improvements can also be achieved by 
employing more aggressive or sophisticated rounding and overflow detection in 
the fixed point operations of the processor. 
— Floatingpoint 
—— Fixed Point 
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Timing 
In examining the performance of the processor, one should also consider the 
timing constraints of the communications technology to which it will be applied. 
For example, in order to meet the future requirements of cognitive radio 
communications, the PHY draft of standard 802.22 require that a 2048 point FFT 
be completed in approximately 300 us. The number of cycles required to 
compute various sizes of FFT calculations using the FFT processor designed are 
tabulated below. 
Table 5 Cycles needed for various size FFT calculations 
N 
8 
16 
32 
64 
128 
256 
512 
1024 
2048 
Configuration 
Data 
Input 
2xN 
16 
32 
64 
128 
256 
512 
1024 
2048 
4096 
Setup 
Time 
5 
5 
5 
5 
5 
5 
5 
5 
5 
5 
FFT 
Calculations 
4xN/2xStages 
48 
128 
320 
768 
1792 
4096 
9216 
20480 
45056 
Data 
Output 
2xN 
16 
32 
64 
128 
256 
512 
1024 
2048 
4096 
Total 
Cycles 
86 
198 
454 
1030 
2310 
5126 
11270 
24582 
53254 
The current FFT processor requires 53254 clock cycles to complete a 2048 
point FFT calculation. In order to meet the requirements for the upcoming 
cognitive radio standards, this processor must have a clock speed of at least 178 
MHz in order to meet the requirement. Furthermore, the 802.11 a wireless 
standard dictates a maximum of 3.2us to complete a 64 point FFT. The current 
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FFT processor would require 1030 cycles to compute the 64 point FFT. This 
equates to requiring a 322 MHz clock for this operation. In either case, these 
processor speeds are commercially available in new FPGA solutions, but many 
FPGA chips still in use, including the Virtex 2P (whose parameters were used for 
simulation), run at speeds in the range of 100MHz. Devices with slower clock 
rates are generally more desirable for meeting power (and money) budgets, so if 
a processor is to be designed to take advantage of these slower devices, 
additional cycle-saving hardware must be introduced. This processor hardware 
will most likely consist of parallel computation devices or a fully pipelined 
architecture, both of which will dramatically reduce the cycles needed while 
managing power consumption. In this way, the processor design could still 
realize low power consumption while meeting the demanding speed 
specifications of modern communications. 
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CHAPTER 5 
CONCLUSIONS AND RECOMMENDATIONS 
Conclusion 
This project considers numerous power-saving techniques available for FFT 
processor design while taking into account the current technology requirements 
that are emerging for tomorrow's communications. As performance requirements 
continue to increase while devices are becoming more and more portable, the 
need for power efficiency becomes ever more important. This project reviewed 
several possible design decisions and ultimately selected specific methods for 
implementation in the FFT processor. 
It was decided to implement the FFT processor on an FPGA platform 
because of the benefits associated with this technology. Compared to a Digital 
Signal Processing (DSP) microprocessor, FPGAs can easily outperform a DSP in 
computations per cycle and require far less power to run. When compared to an 
Application Specific Integrated Circuit (ASIC), the power consumption could 
actually be greater in many instances. Where the FPGA has advantages over 
the ASIC is in the ability to quickly develop, test, change, and customize the 
design again and again. Development time is faster and the ability to modify the 
design in the future to integrate it into a larger system or meet the requirements 
of changing technologies is invaluable. ASIC makes sense for high volume 
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production and has some performance and power advantages, but with FPGA's 
ability to be reprogrammed and modified on the fly, it was determined as the 
choice of implementation for this project. 
This project included the creation of a baseline 2048 point 32-bit floating point 
processor against which comparisons could be performed. The specific 
implementations to be designed and tested in this project include a conversion 
from 32-bit floating point calculations to 16-bit fixed point calculations, the 
development of a dynamically size-configurable FFT processor, and the 
detection and reduction of unnecessary processing operations. Each was 
successfully implemented using VHDL programming methods and simulated 
using the Xilinx ISE 10.1 suite of tools. Logical operation of all designs and the 
signal to noise ratio of the result were verified using MATLAB code written for this 
purpose. Power performance comparisons of each stage in the design were 
performed using Xilinx XPower Analyzer which provided the ability to verify the 
validity of design decisions made. 
The resulting FFT processor is comprised of several smaller components that 
can easily be modified, tested, or replaced individually because of the modular 
method in which the VHDL code was written. Power saving techniques or entire 
new constructs can be implemented in one of the modules without affecting any 
other modules as long as the inputs and outputs of the module remain 
unchanged. In this way, one could easily replace an adder, a multiplier, or 
memory module and compare the results. Of course, architectural and data path 
changes having global effects would require the manipulation of multiple 
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modules. It is the intent of this project to enable future researchers to give an 
even greater focus on FFT processor design improvements using the tools and 
implementations established herein. 
Further Research 
Future work can be done in the development of this processor and FFT 
processors in general. The modularized nature of the design lends itself to the 
testing and manipulating of design choices that can focus on power, area, speed, 
or another optimization choice. As suggestions or ideas for further research, one 
could start by reducing the number of cycles needed for FFT computations. 
Methods could include performing split- or higher-radix calculation, developing 
parallel processing units, or implementing a fully pipelined architecture as 
discussed. The power tradeoffs could be considered for each design. The SDF 
pipelined architecture previously discussed was a particular implementation that 
promises many advantages and could be the solution to providing higher data 
throughput with lower clock rates. 
Also, the use of switching activity and timing information in power simulations 
could give greater insight to additional power considerations. Xilinx tools, as well 
as others, have the availability to perform a post-route simulation that can create 
a VCD (Value Change Dump) file or a SAIF (Switching Activity Interchange 
Format) file which contains actual switching activity rates and timing information 
that can be used in power simulations. These files enable a power simulator 
such as XPower to compute more accurate power estimates for a specific logical 
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simulation. The unfortunate aspect of these simulations is the amount of 
processing time required to create the VCD file as well as the power simulations. 
A simple 8 point simulation can take as long as 3 days to complete depending on 
the hardware and software used. This would have to be performed for many sets 
of inputs to achieve unbiased results for each input length. Observations made 
while testing showed that ModelSim PE performed simulations many times faster 
than the Xilinx ISE Simulator, both of which are free for academic use. As 
computer resources allow for post synthesis simulations to be done in minutes or 
hours as opposed to days or weeks, it will become more feasible to use these 
simulation techniques to give greater guidance to design decisions. 
There are many other simulations and design decisions that could be 
modified as well. In looking at the power result graphs, one could argue that 
considerations on how to reduce RAM power usage should be one of the next 
priorities. Also, more effort could focus on documenting the effects of various 
data path widths on power and SNR to obtain an optimum width for OFDM 
applications. Hardware layout tools could be used to quantify the effects of 
device placement on power consumption. Additionally, the FFT processor could 
easily be extended to include the optional 4K and 6K FFT sizes available for the 
802.22 standard, and simulations could be performed to determine the power 
tradeoffs introduced by twiddle factor generation techniques. As further research 
provides greater understanding of the power implications of each design choice, 
the results of this effort could shape the way that low power FFT processors are 
designed and implemented in the future. 
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APPENDIX 
PROJECT CODE 
VHDL Code 
—-ADDER_FIRST— 
LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
USE ieee.std_logic_arith.all; 
use ieee.std_logic_signed.all; 
ENTITY Adder_First IS 
PORT( 
enable : IN stdjogic; 
Num_A : IN std_logic_vector (15 DOWNTO 0); 
Num_B : IN std_logic_vector (15 DOWNTO 0); 
Num_OUT : OUT std_logic_vector (16 DOWNTO 0) 
); 
END Adder_First; 
ARCHITECTURE rtl OF Adder_First IS 
begin 
process(Num_A, Num_B, enable) 
variable temp_sum : std_logic_vector(15 downto 0) ; 
variable temp_A : std_logic_vector(14 downto 0) ; 
variable temp_B : std_logic_vector(14 downto 0) ; 
begin 
temp_A := num_A(14 downto 0) ; 
temp_B := num_B(14 downto 0) ; 
if (enable = '1') then 
if (temp_A = 0) then 
Num_OUT <= num_B(15) & '0' & num_B(14 downto 0); 
elsif (temp_B = 0) then 
Num_OUT <= num_A(15) & '0' & num_A(14 downto 0); 
elsif (num_A(15) = ' 1 ' and num_B(15) = '1') then -both negative 
temp_sum := ('0' & temp_A) + ('0' & temp_B); 
Num_OUT <= 'V & temp_sum(15 downto 0); 
elsif (num_A(15) = '0' and num_B(15) = '0') then -both positive 
temp_sum := ('0' & temp_A) + ('0' & temp_B); 
Num_OUT <= '0' & temp_sum(15 downto 0); 
elsif (num_A(15) = '0' and num_B(15) = '1') then 
if (unsigned(temp_A) > unsigned(temp_B)) then 
temp_sum := ('0' & temp_A) - ('0' & temp_B); 
Num_OUT <= '0' & temp_sum(15 downto 0); 
else 
temp_sum := ('0' & tempB) - ('0' & temp_A); 
Num_OUT <= 'V & temp_sum(15 downto 0); 
end if; 
else - (num_A(15) = T and num_B(15) = '0') then 
if (unsigned(temp_A) > unsigned(temp_B)) then 
temp_sum := ('0' & temp_A) - ('0' & temp_B); 
Num_OUT <= ' 1 ' & temp_sum(15 downto 0); 
else 
temp_sum := ('0' & temp_B) - ('0' & temp_A); 
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Num_OUT <= '0' & temp_sum(15 downto 0); 
end if; 
end if; 
end if; 
end process; 
end r t l ; 
—ADDER_SECOND— 
LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
USE ieee.std_logic_arith.all; 
use ieee.std_logic_signed.all; 
ENTITY Adder_Second IS 
PORT( 
enableb: IN stdjogic; 
Num_Ab : IN std_logic_vector (16 DOWNTO 0); 
Num_Bb : IN std_logic_vector (16 DOWNTO 0); 
stagechange: in stdjogic; 
NumJDUTb : OUT std_logic_vector (15 DOWNTO 0) 
); 
END Adder_Second ; 
ARCHITECTURE rtl OF Adder_Second IS 
signal overflowb : stdjogic; 
signal DivideByTwo : stdjogic ; 
begin 
process(Num_Ab , Num_Bb, enableb, stagechange) 
variable temp_sumb : std_logic_vector( 16 downto 0) ; 
variable temp_Ab : std_logic_vector(15 downto 0) ; 
variable temp_Bb: std_logic_vector(15 downto 0) ; 
variable signjbit: stdjogic ; 
variable dividejemp : stdjogic ; 
begin 
temp_Ab := num_Ab(15 downto 0) ; 
temp_Bb := num_Bb(15 downto 0) ; 
if (enableb = T)then 
if (temp_Ab = 0) then 
temp_sumb := '0' & num_Bb(15 downto 0); 
sign_bit := num_Bb(16); 
elsif (temp_Bb = 0) then 
temp_sumb := '0' & num_Ab(15 downto 0); 
sign_bit := num_Ab(16); 
elsif (num_Ab( 16) = T and num_Bb(16) = '1') then -both negative 
temp_sumb := ('0' & temp_Ab) + ('0' & temp_Bb); 
sign_bit := '1 ' ; 
elsif (num_Ab(16) = '0' and num_Bb(16) = '0') then -both positive 
temp_sumb := ('0' & temp_Ab) + ('0' & temp_Bb); 
sign_bit := '0'; 
elsif (num_Ab( 16) = '0' and num_Bb(16) = '1') then 
if (unsigned(temp_Ab) > unsigned(temp_Bb)) then 
temp_sumb := ('0' & temp_Ab) - ('0' & temp_Bb); 
sign_bit := '0'; 
else 
»emp_sumb := ('0' & temp_Bb) - ('0' & temp_Ab); 
sign_bit ;= ' 1 ' ; 
end if; 
else - (num_A(15) = ' 1 ' and num_B(15) = '0') then 
if (unsigned(temp_Ab) > unsigned(temp_Bb)) then 
temp_sumb := ('0' & temp_Ab) - ('0' & temp_Bb); 
sign_bit := '1 ' ; 
else 
temp_sumb := ('0' & temp_Bb) - ('0' & temp_Ab); 
s ignj j i t := '0'; 
end if; 
end if; 
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DivideByTwo <= T ; 
if (DivideByTwo = '1') then 
Num_OUTb <= sign_bit & temp_sumb(15 downto 1); 
if (temp_sumb(16) = '1') then 
overflowb <= ' 1 ' ; 
end if; 
else 
Num_OUTb <= sign_bit & temp_sumb(14 downto 0); 
if (temp_sumb(15) = '1') then 
overflowb <= '1 ' ; 
end if; 
end if; 
end if; 
end process; 
end r t l ; 
—ADDRESS_GENERATION_UNIT— 
library ieee; 
use ieee.std_logic_1164.all; 
entity Address_Generation_Unit is 
port( 
clock_main : in stdjogic ; 
fft_en : in stdjogic; 
cO , d , c2 , c3 : in stdjogic ; 
io_mode , ip , op : in stdjogic ; 
clear: in stdjogic; 
romgen_en : in stdjogic ; 
iod , fftd : out stdjogic ; 
ram_rd : out std_logic_vector(12 downto 0) ; 
ram_wr: out std_logic_vector(12 downto 0) ; 
rom_add : inout std_logic_vector(10 downto 0) ; 
N_points : in std_logic_vector(11 downto 0); 
stages : in std_logic_vector (10 downto 0); 
stagechange: out stdjogic); 
end Address_Generation_Unit; 
architecture rti of Address_Generation_Unit is 
signal incr , staged : s td jogic; 
signal butterfly,fftadd_rd,shift1,shift3,shift4,shift5,shift6,io_add : std_logic_vector(12 downto 0) := (others => '0'); 
signal shft: std_logic_vector(12 downto 0) ; 
signal butterflyjod : std_logic_vector(12 downto 0) ; 
signal add_rd , add_wr: std_logic_vector(12 downto 0) ; 
signal stage : std_logic_vector(10 downto 0) ; 
signal but_per_stage : std_logic_vector (10 downto 0); 
component Butterfly_Counter 
port( 
addjncr , add_clear, stagedone : in stdjogic ; 
but_butterfly : out std_logic_vector(12 downto 0 ) ) ; 
end component; 
component Stage_Counter 
port( 
add_staged , add_clear: in stdjogic; 
stages : in std_logic_vector (10 downto 0); 
st_stage : inout std_logic_vector(10 downto 0 ) ) ; 
end component; 
component IO_Stage_Done is 
port( 
but_fly : in std_logic_vector(12 downto 0) ; 
stage_no : in std_logic_vector(10 downto 0) ; 
addjncr , io_mode : in stdjogic ; 
addjod , add_staged , addjf td : out stdjogic ; 
butterflyjod : out std_logic_vector(12 downto 0) ; 
N_points : in std_logic_vector (11 downto 0); 
but_per_stage : in std_logic_vector (10 downto 0 ) ; 
stages : in std_logic_vector (10 downto 0)); 
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end component; 
component Address_lndex_Generator 
port( 
ind_butterfly : in std_logic_vector(12 downto 0); 
ind_stage : in std_logic_yector(10 downto 0) ; 
add_fft : in stdjogic ; 
fftadd_rd : out std_logic_vector(12 downto 0) ; 
N_points : in std_logic_vector (11 downto 0); 
cO , d , c2 , c3 : in stdjogic ); 
end component; 
component IO_Address_Generator 
port( 
io_butterfly : in std_logic_vector(12 downto 0) ; 
add_iomode , add_ip , add_op : in stdjogic ; 
N_points : in stdJogic_vector (11 downto 0); 
basejoadd : out stdJogic_vector(12 downto 0 ) ) ; 
end component; 
component Multiplexer_AGU 
port( 
a , b : in stdJogic_vector(12 downto 0) ; 
sel: in stdjogic ; 
q : out stdJogic_vector(12 downto 0 ) ) ; 
end component; 
component Address_Shifter 
port( 
datajn : in stdjogic_vector(12 downto 0) ; 
clockjnain : in stdjogic ; 
data_out: out stdJogic_vector(12 downto 0 ) ) ; 
end component; 
component ROM_Address_Generator is 
port( 
io_rom,c0,c1,c2,c3 : in stdjogic ; 
stage_rom : in stdjogic_vector(10 downto 0) ; 
butterfly_rom : in stdJogic_vector(12 downto 0) ; 
romadd : inout stdjogic_vector(10 downto 0) ; 
N_points : in stdJogic_vector (11 downto 0); 
romgen_en : in stdjogic ); 
end component; 
component ClockJVIultiplexer 
port( 
clock_main , mult1_c0 , multl Jomode , mult_clear: in stdjogic ; 
mult1_addincr: out stdjogic ) ; 
end component; 
begin 
but_per_stage <= N_points (11 downto 1); 
ButterflyCounter: Butterfly_Counter port map (incr, clear, staged .butterflyjod); 
StageCounter: Stage_Counter port map (staged , clear, stages, stage); 
lOStageDone : IOJ3tage_Done port 
map(butterflyJod,stage,incr,io_mode,iod,staged,fftd,butterfly,N_points,but_per_stage,stages); 
AddresslndexGenerator: AddressJndex_Generator port map (butterfly , stage , fft_en , fftadd_rd ,N_points, cO , d , c2 , 
c3); 
lOAddressGenerator: IO_Address_Generator port map (butterfly , io_mode , ip , op , N_points, io_add); 
AddressShifterl : Address_Shifter port map (fftadd_rd , clock_main , shift l); 
AddressShifter2 : Address_Shifter port map (shiftl , clock_main , shft); 
AddressShifter3 : AddressJShifter port map (shft, clock_main , shift3); 
AddressShifter4 : AddressJShifter port map (shift3 , clock_main ,shift4); 
AddressShifter5 : AddressJShifter port map (shift4 , clock_main , shift5); 
MultiplexerAGUI : Multiplexer_AGU port map (shift5 , io_add , io_mode , ram_wr); 
MultiplexerAGU2 : Multiplexer_AGU port map (fftadd_rd , ioadd , io_mode , ram_rd); 
ROMAddressGenerator: ROM_Address_Generator port map 
(io_mode,c0,c1 ,c2,c3,stage,butterfly,rom_add,N_points,romgen_en); 
ClockMultiplexer: ClockJ\/lultiplexer port map (clock_main , cO , io_mode , clear, incr); 
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stagechange <= stage(O); 
end ill; 
—ADDRESS_INDEX_GENERATOR— 
library ieee; 
use ieee.std_logic_1164.all; 
entity Address_lndex_Generator is 
port( 
ind_butterfly: in std_logic_vector(12 downto 0); 
ind_stage: in std_logic_vector(10 downto 0); 
add_fft: in stdjogic; 
fftadd_rd: out std_logic_vector(12 downto 0); 
N_points : in std_logic_vector (11 downto 0); 
c0,c1,c2,c3: in stdjogic); 
end Address_lndex_Generator; 
architecture rtl of Address_lndex_Generator is 
begin 
process(ind_butterfly,ind_stage,add_fft,c0,c1,c2,c3) 
variable out_sig : std_logic_vector(12 downto 0); 
begin 
if(add_fft=,1')then 
if(N_points = "000000001000") then ~ ie, 8 
if(c2=T) then — address for 'x'. Since this is the real part, 
case ind_stage is — M.S.B is '0'. 
when "00000000000" => out_sig 
when "00000000001" => out_sig 
when "00000000010" => out_sig 
when others => out_sig := "000000000" & "0000' 
end case; 
000000000" & "00" & ind_butterfly(1 downto 0); 
000000000" & '0' & ind_butterfly(1) & '0' & ind_butterfly(0); 
000000000" & '0' & ind_butterfly(1 downto 0) & '0'; 
elsif(c0=T) then - address for y . 
case ind_stage is 
when "00000000000" => out_sig := "000000000" & "01" & ind_butterfly(1 downto 0); 
when "00000000001" => out_sig := "000000000" & '0' & ind_butterfly(1) & T & ind_butterfly(0); 
when "00000000010" => out_sig := "000000000" & '0' & ind_butterfly(1 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(d=T) then - addresss for T 
case ind_stage is 
when "00000000000" => out_sig 
when "00000000001" => out_sig 
when "00000000010" => out_sig 
when others => out_sig := "000000000" & "0000' 
end case; 
000000000" & "11" & ind_butterfly(1 downto 0); 
"000000000" & "V & ind_butterfly(1) & T & ind_butterfly(0); 
"000000000" & T & ind_butterfly(1 downto 0) & ' 1 ' ; 
elsif(c3=T) then — address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "000000000" & "10" & ind_butterfly(1 downto 0); 
when "00000000001" => out_sig := "000000000" & T & ind_butterfly(1) & '0' & ind_butterfly(0); 
when "00000000010" => out_sig := "000000000" & ' 1 ' & ind_butterfly(1 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "000000010000") then - ie, 16 
if(c2=T) then - address for Y. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig 
when "00000000001" => out_sig 
when "00000000010" '=> out_sig 
when "00000000011" => out_sig 
when others => out_sig := "000000000" & "0000" 
end case; 
elsif(c3=T) then — address for 'X' 
case ind_stage is 
= "000000000" & '0' & ind_butterfly(2 downto 0); 
= "000000000" & ind_butterfly(2) & '0' & ind_butterfly(1 downto 0); 
= "000000000" & ind_butterfly(2 downto 1) & '0' & ind_butterfly(0); 
= "000000000" & ind_butterfly(2 downto 0) & '0'; 
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when "00000000000" => out_sig := "000000001" & '0' & ind_butterfly(2 downto 0); 
when "00000000001" => out_sig := "000000001" & ind_butterfly(2) & '0' & ind_butterfly(1 downto 0); 
when "00000000010" => out_sig := "000000001" & ind_butterfly(2 downto 1) & '0" & ind_butterfly(0); 
when "00000000011" => out_sig := "000000001" & ind_butterfly(2 downto 0) & "0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0=T) then - address for 'y'. 
case ind_stage is 
when "00000000000" => out_sig := "000000000" & T & ind_butterfly(2 downto 0); 
when "00000000001" => out_sig := "000000000" & ind_butterfly(2) & 'V & ind_butterfly(1 downto 0); 
when "00000000010" => out_sig := "000000000" & ind_butterfly(2 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000011" => out_sig := "000000000" & ind_butterfly(2 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(d=T) then - addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "000000001" & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000001" => out_sig := "000000001" & ind_butterfly(2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000010" => out_sig := "000000001" & ind_butterfly(2 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000011" => out_sig := "000000001" & ind_butterfly(2 downto 0) & T ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "000000100000") then - ie, 32 
if(c2=T) then — address for V. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "00000000" & '0' & ind_butterfly(3 downto 0); 
when "00000000001" => out_sig := "00000000" & ind_butterfly(3) & '0' & ind_butterfly(2 downto 0); 
when "00000000010" => out_sig := "00000000" & ind_butterfly(3 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000011" => out_sig := "00000000" & ind_butterfly(3 downto 1) & '0' & ind_butterfly(0); 
when "00000000100" => out_sig := "00000000" & ind_butterfly(3 downto 0) & '0"; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "00000001" & '0' & ind_butterfly(3 downto 0); 
when "00000000001" => out_sig := "00000001" & ind_butterfly(3) & '0' & ind_butterfly(2 downto 0); 
when "00000000010" => out_sig := "00000001" & ind_butterfly(3 downto 2) & '0" & ind_butterfly(1 downto 0); 
when "00000000011" => out_sig := "00000001" & ind_butterfly(3 downto 1) & '0' & ind_butterfly(0); 
when "00000000100" => out_sig := "00000001" & ind_butterfly(3 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0=T) then — address for y . 
case ind_stage is 
when "00000000000" => out_sig := "00000000" & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000001" => out_sig := "00000000" & ind_butterfly(3) & 'V & ind_butterfly(2 downto 0); 
when "00000000010" => out_sig := "00000000" & ind_butterfly(3 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000011" => out_sig := "00000000" & ind_butterfly(3 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000100" => out_sig := "00000000" & ind_butterfly(3 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsi f(d=T) then - addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "00000001" & '1 ' & ind_butterfly(3 downto 0); 
when "00000000001" => out_sig := "00000001" & ind_butterfly(3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000010" => out_sig := "00000001" & indj)utterfly(3 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000011" => out_sig := "00000001" & ind_butterfly(3 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000100" => out_sig := "00000001" & ind_butterfly(3 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
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end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(c2=T) then - address for Y. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "0000000" & "0' & ind_butterfly(4 downto 0); 
when "00000000001" => out_sig := "0000000" & ind_butterfly(4) & '0' & ind_butterfly(3 downto 0); 
when "00000000010" => out_sig := "0000000" & ind_butterfly(4 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000011" => out_sig := "0000000" & ind_butterfly(4 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000100" => out_sig := "0000000" & ind_butterfly(4 downto 1) & '0' & ind_butterfly(0); 
when "00000000101" => out_sig := "0000000" & ind_butterfly(4 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "0000001" & '0' & ind_butterfly(4 downto 0); 
when "00000000001" => out_sig := "0000001" & ind_butterfly(4) & '0' & ind_butterfly(3 downto 0); 
when "00000000010" => out_sig := "0000001" & ind_butterfly(4 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000011" => out_sig := "0000001" & ind_butterfly(4 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000100" => out_sig := "0000001" & ind_butterfly(4 downto 1) & '0' & ind_butterfly(0); 
when "00000000101" => out_sig := "0000001" & ind_butterfly(4 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0=T) then - address for ' / • 
case ind_stage is 
when "00000000000" => out_sig := "0000000" & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000001" => out_sig := "0000000" & ind_butterfly(4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000010" => out_sig := "0000000" & ind_butterfly(4 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000011" => out_sig := "0000000" & ind_butterfly(4 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000100" => out_sig := "0000000" & ind_butterfly(4 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000101" => out_sig := "0000000" & ind_butterfly(4 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(d=T) then — addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "0000001" & "1' & ind_butterfly(4 downto 0); 
when "00000000001" => out_sig := "0000001" & ind_butterfly(4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000010" => out_sig := "0000001" & ind_butterfly(4 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000011" => out_sig := "0000001" & ind_butterfly(4 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000100" => out_sig := "0000001" & ind_butterfly(4 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000101" => out_sig := "0000001" & ind_butterfly(4 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(c2=T) then - address for Y. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "000000" & '0' & ind_butterfly(5 downto 0); 
when "00000000001" => out_sig := "000000" & ind_butterfly(5) & '0' & ind_butterfly(4 downto 0); 
when "00000000010" => out_sig := "000000" & ind_butterfly(5 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000011" => out_sig := "000000" & ind_butterfly(5 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000100" => out_sig := "000000" & ind_butterfly(5 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000101" => out_sig := "000000" & ind_butterfly(5 downto 1) & '0' & ind_butterfly(0); 
when "00000000110" => out_sig := "000000" & ind_butterfly(5 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "000001" & '0' & ind_butterfly(5 downto 0); 
when "00000000001" => out_sig := "000001" & ind_butterfly(5) & '0' & ind_butterfly(4 downto 0); 
when "00000000010" => out_sig := "000001" & ind_butterfly(5 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000011" => out_sig := "000001" & ind_butterfly(5 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000100" => out_sig := "000001" & ind_butterfly(5 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000101" => out_sig := "000001" & ind_butterfly(5 downto 1) & '0' & ind_butterfly(0); 
when "00000000110" => out_sig := "000001" & ind_butterfly(5 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
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end case; 
elsif(cO=T) then — address for y . 
case ind_stage is 
when "00000000000" => out_sig := "000000" & T & ind_butterfly(5 downto 0); 
when "00000000001" => out_sig := "000000" & ind_butterfly(5) & T & ind_butterfly(4 downto 0); 
when "00000000010" => out_sig := "000000" & ind_butterfly(5 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000011" => out_sig := "000000" & ind_butterfly(5 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000100" => out_sig := "000000" & ind_butterfly(5 downto 2) & T & ind_butterfly(1 downto 0); 
when "00000000101" => out_sig := "000000" & ind_butterfly(5 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000110" => out_sig := "000000" & ind_butterfly(5 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsi f(d=T) then - addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "000001" & ' 1 ' & ind_butterfly(5 downto 0); 
when "00000000001" => out_sig := "000001" & ind_butterfly(5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000010" => out_sig := "000001" & ind_butterfly(5 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000011" => out_sig := "000001" & ind_butterfly(5 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000100" => out_sig := "000001" & ind_butterfly(5 downto 2) & T & ind_butterfly(1 downto 0); 
when "00000000101" => out_sig := "000001" & ind_butterfly(5 downto 1) & T & ind_butterfly(0); 
when "00000000110" => out_sig := "000001" & ind_butterfly(5 downto 0) & 'Y; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c2=T) then - address for Y. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "00000" & '0' & ind_butterfly(6 downto 0); 
when "00000000001" => out_sig := "00000" & ind_butterfly(6) & '0' & ind_butterfly(5 downto 0); 
when "00000000010" => out_sig := "00000" & ind_butterfly(6 downto 5) & '0' & ind_butterfly(4 downto 0); 
when "00000000011" => out_sig := "00000" & ind_butterfly(6 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000100" => out_sig := "00000" & ind_butterfly(6 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000101" => out_sig := "00000" & ind_butterfly(6 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000110" => out_sig := "00000" & ind_butterfly(6 downto 1) & '0' & ind_butterfly(0); 
when "00000000111" => out_sig := "00000" & ind_butterfly(6 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "00001" & '0' & ind_butterfly(6 downto 0); 
when "00000000001" => out_sig := "00001" & ind_butterfly(6) & '0' & ind_butterfly(5 downto 0); 
when "00000000010" => out_sig := "00001" & ind_butterfly(6 downto 5) & '0' & ind_butterfly(4 downto 0); 
when "00000000011" => out_sig := "00001" & ind_butterfly(6 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000100" => out_sig := "00001" & ind_butterfly(6 downto 3) & "0' & ind_butterfly(2 downto 0); 
when "00000000101" => out_sig := "00001" & ind_butterfly(6 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000110" => out_sig := "00001" & ind_butterfly(6 downto 1) & '0' & ind_butterfly(0); 
when "00000000111" => out_sig := "00001" & ind_butterfly(6 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0=T) then - address for 'y'. 
case ind_stage is 
when "00000000000" => out_sig := "00000" & ' 1 ' & ind_butterfly(6 downto 0); 
when "00000000001" => out_sig := "00000" & ind_butterfly(6) & 'V & ind_butterf)y(5 downto 0); 
when "00000000010" => out_sig := "00000" & ind_butterfly(6 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000011" => out_sig := "00000" & ind_butterfly(6 downto 4) & T & ind_butterfly(3 downto 0); 
when "00000000100" => out_sig := "00000" & ind_butterfly(6 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000101" => out_sig := "00000" & ind_butterfly(6 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000110" => out_sig := "00000" & ind_butterfly(6 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000111" => out_sig := "00000" & ind_butterfly(6 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(d=T) then — addresss for V 
case ind_stage is 
64 
when "00000000000" => out_sig := "00001" & T & ind_butterfly(6 downto 0); 
when "00000000001" => out_sig := "00001" & ind_butterfly(6) & ' 1 ' & ind_butterfly(5 downto 0); 
when "00000000010" => out_sig := "00001" & ind_butterfly(6 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000011" => out_sig := "00001" & ind_butterfly(6 downto 4) & T & ind_butterfly(3 downto 0); 
when "00000000100" => out_sig := "00001" & ind_butterfly(6 downto 3) & T & ind_butterfly(2 downto 0); 
when "00000000101" => out_sig := "00001" & ind_butterfly(6 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000110" => out_sig := "00001" & ind_butterfly(6 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000000111" => out_sig := "00001" & ind_butterfly(6 downto 0) & 'V; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c2=T) then — address for 'x'. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "0000" & '0' & ind_butterfly(7 downto 0); 
when "00000000001" => out_sig := "0000" & ind_butterfly(7) & '0' & ind_butterfly(6 downto 0); 
when "00000000010" => out_sig := "0000" & ind_butterfly(7 downto 6) & '0' & ind_butterfly(5 downto 0); 
when "00000000011" => out_sig := "0000" & ind_butterfly(7 downto 5) & '0' & ind_butterfly(4 downto 0); 
when "00000000100" => out_sig := "0000" & ind_butterfly(7 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000101" => out_sig := "0000" & ind_butterfly(7 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000110" => out_sig := "0000" & ind_butterfly(7 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000111" => out_sig := "0000" & ind_butterfly(7 downto 1) & '0' & ind_butterfly(0); 
when "00000001000" => out_sig := "0000" & ind_butterfly(7 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "0001" & '0" & ind_butterfly(7 downto 0); 
when "00000000001" => out_sig := "0001" & ind_butterfly(7) & '0' & ind_butterfly(6 downto 0); 
when "00000000010" => out_sig := "0001" & ind_butterfly(7 downto 6) & '0' & ind_butterfly(5 downto 0); 
when "00000000011" => out_sig := "0001" & ind_butterfly(7 downto 5) & '0' & ind_butterfly(4 downto 0); 
when "00000000100" => out_sig := "0001" & ind_butterfly(7 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000101" => out_sig := "0001" & ind_butterfly(7 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000110" => out_sig := "0001" & ind_butterfly(7 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000000111" => out_sig := "0001" & ind_butterfly(7 downto 1) & '0' & ind_butterfly(0); 
when "00000001000" => out_sig := "0001" & ind_butterfly(7 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0='1') then - address for 'y'. 
case ind_stage is 
when "00000000000" => out_sig := "0000" & 'V & ind_butterfly(7 downto 0); 
when "00000000001" => out_sig := "0000" & ind_butterfly(7) & T & ind_butterfly(6 downto 0); 
when "00000000010" => out_sig := "0000" & ind_butterfly(7 downto 6) & T & ind_butterfly(5 downto 0); 
when "00000000011" => out_sig := "0000" & ind_butterfly(7 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000100" => out_sig := "0000" & ind_butterfly(7 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000101" => out_sig := "0000" & ind_butterfly(7 downto 3) & T & ind_butterfly(2 downto 0); 
when "00000000110" => out_sig := "0000" & ind_butterfly(7 downto 2) & "1* & ind_butterfly(1 downto 0); 
when "00000000111" => out_sig := "0000" & ind_butterfly(7 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000001000" => out_sig := "0000" & ind_butterfly(7 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsi f(d=T) then - addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "0001" & ' 1 ' & ind_butterfly(7 downto 0); 
when "00000000001" => out_sig := "0001" & ind_butterfly(7) & ' 1 ' & ind_butterfly(6 downto 0); 
when "00000000010" => out_sig := "0001" & ind_butterfly(7 downto 6) & ' 1 ' & ind_butterfly(5 downto 0); 
when "00000000011" => out_sig := "0001" & ind_butterfly(7 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000100" => out_sig := "0001" & ind_butterfly(7 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000101" => out_sig := "0001" & ind_butterfly(7 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000110" => out_sig := "0001" & ind_butterfly(7 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000000111" => out_sig := "0001" & ind_butterfly(7 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000001000" => out_sig := "0001" & ind_butterfly(7 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
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else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c2=T) then - address for V. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "000" & '0' & ind_butterfly(8 downto 0); 
when "00000000001" => out_sig := "000" & ind_butterfly(8) & '0' & ind_butterfly(7 downto 0); 
when "00000000010" => out_sig 
when "00000000011" => out_sig 
when "00000000100" => out_sig 
when "00000000101" => out_sig 
when "00000000110" => out_sig 
when "00000000111" => out_sig 
:= "000" & ind_butterfly(8 downto 7) & '0' & ind_butterfly(6 downto 0); 
= "000" & ind_butterfly(8 downto 6) & '0' & ind_butterfly(5 downto 0); 
= "000" & ind_butterfly(8 downto 5) & '0' & ind_butterfly(4 downto 0); 
= "000" & ind_butterfly(8 downto 4) & '0" & ind_butterfly(3 downto 0); 
: "000" & ind_butterfly(8 downto 3) & '0' & ind_butterfly(2 downto 0); 
; "000" & ind_butterfly(8 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000001000" => out_sig := "000" & ind_butterfly(8 downto 1) & '0' & ind_butterfly(0); 
when "00000001001" => out_sig := "000" & ind_butterfly(8 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c3=T) then - address for 'X' 
case ind_stage is 
when "00000000000" => out_sig := "001" & '0' & ind_butterfly(8 downto 0); 
when "00000000001" => out_sig := "001" & ind_butterfly(8) & '0' & ind_butterfly(7 downto 0); 
when "00000000010" => out_sig := "001" & ind_butterfly(8 downto 7) & '0' & ind_butterfly(6 downto 0); 
when "00000000011" => out_sig := "001" & ind_butterf)y(8 downto 6) & '0' & ind_butterfly(5 downto 0); 
when "00000000100" => out_sig := "001" & ind_butterfly(8 downto 5) & '0' & ind_butterfly(4 downto 0); 
when "00000000101" => out_sig := "001" & ind_butterfly(8 downto 4) & '0' & ind_butterfly(3 downto 0); 
when "00000000110" => out_sig := "001" & ind_butterfly(8 downto 3) & '0' & ind_butterfly(2 downto 0); 
when "00000000111" => out_sig := "001" & ind_butterfly(8 downto 2) & '0' & ind_butterfly(1 downto 0); 
when "00000001000" => out_sig := "001" & ind_butterfly(8 downto 1) & '0' & ind_butterfly(0); 
when "00000001001" => out_sig := "001" & ind_butterfly(8 downto 0) & '0'; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(c0=T) then - address for y . 
case ind_stage is 
when "00000000000" => out_sig := "000" & 'V & ind_butterfly(8 downto 0); 
when "00000000001" => out_sig := "000" & ind_butterfly(8) & 'V & ind_butterfly(7 downto 0); 
when "00000000010" => out_sig := "000" & ind_butterfly(8 downto 7) & ' 1 ' & ind_butterfly(6 downto 0); 
when "00000000011" => out_sig := "000" & ind_butterfly(8 downto 6) & T & ind_butterfly(5 downto 0); 
when "00000000100" => out_sig := "000" & ind_butterfly(8 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000101" => out_sig := "000" & ind_butterfly(8 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000110" => out_sig := "000" & ind_butterfly(8 downto 3) & T & ind_butterfly(2 downto 0); 
when "00000000111" => out_sig := "000" & ind_butterfly(8 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000001000" => out_sig := "000" & ind_butterfly(8 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000001001" => out_sig := "000" & ind_butterfly(8 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
elsif(d=T) then - addresss for 'Y' 
case ind_stage is 
when "00000000000" => out_sig := "001" & ' 1 ' & ind_butterfly(8 downto 0); 
when "00000000001" => out_sig := "001" & ind_butterfly(8) & ' 1 ' & ind_butterfly(7 downto 0); 
when "00000000010" => out_sig := "001" & ind_butterfly(8 downto 7) & ' 1 ' & ind_butterfly(6 downto 0); 
when "00000000011" => out_sig := "001" & ind_butterfly(8 downto 6) & T & ind_butterfly(5 downto 0); 
when "00000000100" => out_sig := "001" & ind_butterfly(8 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
when "00000000101" => out_sig := "001" & ind_butterfly(8 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
when "00000000110" => out_sig := "001" & ind_butterfly(8 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
when "00000000111" => out_sig := "001" & ind_butterfly(8 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
when "00000001000" => out_sig := "001" & ind_butterfly(8 downto 1) & ' 1 ' & ind_butterfly(0); 
when "00000001001" => out_sig := "001" & ind_butterfly(8 downto 0) & ' 1 ' ; 
when others => out_sig := "000000000" & "0000"; 
end case; 
else 
out_sig := "0000000000000"; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c2=T) then — address for V. Since this is the real part, 
case ind_stage is 
when "00000000000" => out_sig := "00" & '0' & ind_butterfly(9 downto 0); 
66 
when "00000000001" => out_sig 
when "00000000010" => out_sig 
when "00000000011" => out_sig 
when "00000000100" => out_sig 
when "00000000101" => out_sig 
when "00000000110" => out_sig 
when "00000000111" => out_sig 
when "00000001000" => out_sig 
when "00000001001" => out_sig 
when "00000001010" => out_sig 
when others => out_sig := "000000000' 
end case; 
elsif(c3=T) then - address for 'X' 
case indstage is 
00" & ind_butterfly(9) & '0' & ind_butterfly(8 downto 0); 
= "00" & ind_butterfiy(9 downto 8) & '0' & ind_butterfly(7 downto 0); 
= "00" & ind_butterfly(9 downto 7) & '0' & ind_butterfly(6 downto 0); 
= "00" & ind_butterfly(9 downto 6) & '0' & ind_butterfly(5 downto 0); 
00" & ind_butterfly(9 downto 5) & '0' & ind_butterfly(4 downto 0); 
00" & ind_butterfly(9 downto 4) & '0' & ind_butterfly(3 downto 0); 
= "00" & ind_butterfly(9 downto 3) & '0' & ind_butterfly(2 downto 0); 
= "00" & ind_butterfly(9 downto 2) & '0' & ind_butterfly(1 downto 0); 
= "00" & ind_butterfly(9 downto 1) & '0' & ind_butterfly(0); 
00" & ind_butterfly(9 downto 0) & '0'; 
& "0000"; 
when "00000000000" => out_sig := "01' 
when "00000000001" => out_sig := "01' 
when "00000000010" => out_sig := "01' 
when "00000000011" => out_sig := "01' 
when "00000000100" => out_sig := "01' 
when "00000000101" => out_sig := "01' 
when "00000000110" => out_sig := "01' 
when "00000000111" => out_sig := "01' 
when "00000001000" => out_sig := "01" 
when "00000001001" => out_sig := "01" 
when "00000001010" => out_sig := "01' 
when others => out_sig := "000000000" 
end case; 
& '0' & ind_butterfly(9 downto 0); 
& ind_butterfly(9) & '0' & ind_butterfly(8 downto 0); 
& ind_butterfly(9 downto 8) & '0' & ind_butterfly(7 downto 0); 
& ind_butterfly(9 downto 7) & '0' & ind_butterfly(6 downto 0); 
& ind_butterfly(9 downto 6) & '0' & ind_butterfly(5 downto 0); 
& ind_butterfly(9 downto 5) & '0' & ind_butterfly(4 downto 0); 
& ind_butterfly(9 downto 4) & '0' & ind_butterfly(3 downto 0); 
& ind_butterfly(9 downto 3) & '0' & ind_butterfly(2 downto 0); 
& ind_butterfly(9 downto 2) & '0' & ind_butterfly(1 downto 0); 
& ind_butterfly(9 downto 1) & '0' & ind_butterfly(0); 
& ind_butterfly(9 downto 0) & '0'; 
& "0000"; 
when 
when 
when 
when 
when 
when 
when 
when 
when 
when 
when 
when 
elsif(c0=T) then - address for y . 
case ind_stage is 
"00000000000" 
"00000000001" 
"00000000010" 
"00000000011" 
"00000000100" 
"00000000101" 
"00000000110" 
"00000000111" 
=> out_sig 
=> out_sig 
=> out_sig 
=> out_sig 
=> out_sig 
=> out_sig 
=> out_sig 
=> out_sig 
"00000001000" => out_sig 
"00000001001" => out_sig 
"00000001010" => out_sig 
others => out_sig: 
end case; 
- "00" & ' 1 ' & ind_butterfly(9 downto 0); 
:= "00" & ind_butterfly(9) & ' 1 ' & ind_butterfly(8 downto 0); 
= "00" & ind_butterfly(9 downto 8) & ' 1 ' & ind_butterfly(7 downto 0); 
= "00" & ind_butterfly(9 downto 7) & T & ind_butterfly(6 downto 0); 
= "00" & ind_butterfiy(9 downto 6) & ' 1 ' & ind_butterfly(5 downto 0); 
= "00" & ind_butterfly(9 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
= "00" & ind_butterfiy(9 downto 4) & ' 1 ' & ind_butterfly(3 downto 0); 
= "00" & ind_butterfly(9 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
= "00" & ind_butterfly(9 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
= "00" & ind_butterfly(9 downto 1) & ' 1 ' & ind_butterfly(0); 
"00" & ind_butterfly(9 downto 0) & T ; 
= "000000000" & "0000"; 
end if; 
elsif(c1='1") then - addresss for "V" 
case ind_stage is 
when "00000000000" => out_sig := "01' 
when "00000000001" => out_sig := "01' 
when "00000000010" => out_sig := "01" 
when "00000000011" => out_sig := "01' 
when "00000000100" => out_sig := "01' 
when "00000000101" => out_sig := "0V 
when "00000000110" => out_sig := "01' 
when "00000000111" => out_sig := "01' 
when "00000001000" => out_sig := "01' 
when "00000001001" => out_sig := "01' 
when "00000001010" => out_sig := "0V 
when others => out_sig := "000000000" 
end case; 
& ' 1 ' & ind_butterfly(9 downto 0); 
& ind_butterfly(9) & ' 1 ' & ind_butterfly(8 downto 0); 
& ind_butterfly(9 downto 8) & T & ind_butterfly(7 downto 0); 
& ind_butterfly(9 downto 7) & ' 1 ' & ind_butterfly(6 downto 0); 
& ind_butterfly(9 downto 6) & ' 1 ' & ind_butterfly(5 downto 0); 
& ind_butterfly(9 downto 5) & ' 1 ' & ind_butterfly(4 downto 0); 
& ind_butterfly(9 downto 4) & '1* & ind_butterfly(3 downto 0); 
& ind_butterfly(9 downto 3) & ' 1 ' & ind_butterfly(2 downto 0); 
& ind_butterfly(9 downto 2) & ' 1 ' & ind_butterfly(1 downto 0); 
& ind_butterfly(9 downto 1) & ' 1 ' & ind_butterfly(0); 
& ind_butterfly(9 downto 0) & ' 1 ' ; 
& "0000"; 
else 
end if; 
out_sig := "0000000000000"; 
end if; 
fftadd_rd <= out_sig (12 downto 0) ; 
end process; 
end rtl; 
—ADDRESS SHIFTER-
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library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Address_Shifter is 
port( 
data_in : in std_logic_vector(12 downto 0) ; 
clock_main : in stdjogic ; 
data_out: out std_logic_vector(12 downto 0 ) ) ; 
end Address_Shifter; 
architecture rtl of Address_Shifter is 
begin 
process(clock_main, data_in) 
begin 
if (clock_main'event and clock_main = '0') then 
data_out <= data_in(12 downto 0) ; 
end if; 
end process ; 
end r t l ; 
—BUTTERFLY_COUNTER— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Butterfly_Counter is 
port( 
add_incr, add_clear, stagedone : in stdjogic ; 
but_butterfly : out std_logic_vector(12 downto 0 ) ) ; 
end Butterfly_Counter; 
architecture rtl of Butterfly_Counter is 
begin 
process(add_clear, add_incr, stagedone) 
variable cnt: integer; 
variable count: std_logic_vector(12 downto 0) ; 
begin 
if(add_clear = ' 1 ' or stagedone = '1') then 
count := "0000000000000"; 
but_butterfly <= "0000000000000"; 
elsif (addjncr'event and add_incr = '1') then 
but_butterfly <= (count + 1); 
count := count + 1 ; 
end if; 
end process ; 
end rt l ; 
—BUTTERFLY_PROCESSINGJJNIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
entity Butterfly_Processing_Unit is 
port( 
clock_main , clock , reset, enbl: in stdjogic ; 
c0,c1 ,c2,c3 : in stdjogic ; 
C0_c1,c2_c3,c0_c2,c1_c3 : in stdjogic ; 
data_rom : in std_logic_vector(15 downto 0) ; 
ram_data : in std_logic_vector (15 downto 0); 
stagechange: in stdjogic; 
out_data : out std_logic_vector(15 downto 0 ) ) ; 
end Butterfly_Processing_Unit; 
architecture rtl of Butterfly_Processing_Unit is 
signal d2,d3,d4,d5,d6,d8,d9,d10,d11,d17,d18,d19 : std_logic_vector(15 downto 0) := (others => '0'); 
signal d7,d12,d13,d14,d15,d16 : std_logic_vector(16 downto 0) := (others => '0'); 
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signal rom_ff: std_logic_vector(15 downto 0) ; 
component Adder_First 
PORT( 
enable: IN stdjogic; 
Num_A : IN std_logic_vector (15 DOWNTO 0); 
Num_B : IN std_logic_vector (15 DOWNTO 0); 
NumJDUT : OUT stdJogic_vector (16 DOWNTO 0) 
); 
end component; 
component Adder_Second 
PORT( 
enableb: IN stdjogic; 
Num_Ab : IN std_logic_vector (16 DOWNTO 0); 
Num_Bb : IN std_logic_vector (16 DOWNTO 0); 
stagechange : IN stdjogic; 
Num JDUTb : OUT stdJogic_vector (15 DOWNTO 0) 
); 
end component; 
component NegativeJEdgeJ^lipJ^lop 
port( 
data : in stdJogic_vector(15 downto 0) ; 
trigger: in stdjogic ; 
r o u t : out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
com ponent PositiveJ_evel_Flip J^lop 
port( 
data J : in stdJogic_vector(15 downto 0) ; 
triggerj : in stdjogic ; 
l_out: out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
component PositiveJ_evel_Flip_Flop_17Bit 
port( 
data j : in stdJogic_vector( 16 downto 0) ; 
triggerj : in stdjogic ; 
l_out: out stdJogic_vector(16 downto 0 ) ) ; 
end component; 
component Positive_EdgeJzlipJ:lop 
port( 
data_edge : in stdJogic_vector(15 downto 0) ; 
trigger_edge : in stdjogic ; 
edge_out: out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
component MultiplexerButterfly 
port( 
dO , d1 : in stdjogic_vector(15 downto 0) ; 
mux_out: out stdjogic_vector(15 downto 0) ; 
choose : in s td jog ic ) ; 
end component; 
component MultiplexerJ3utterflyJo17Bit 
port( 
dO , d1 : in stdJogic_vector(15 downto 0) ; 
mux_out: out stdJogic_vector(16 downto 0) ; 
choose : in stdjogic ); 
end component; 
component MultiplexerJ3utterfly_J 7Bit 
port( 
dO , d1 : in stdJogic_vector(16 downto 0) ; 
mux_out: out stdJogic_vector(16 downto 0) ; 
choose : in stdjogic ); 
end component; 
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component Negate_Unit 
port( 
neg jn : in std_logic_vector(15 downto 0) ; 
neg_en , clock_main : in stdjogic; 
neg_out: out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
component Negate_Unit_17Bit 
port( 
neg jn : in std_logic_vector(16 downto 0) ; 
neg_en , clock_main : in stdjogic ; 
neg_out: out std_logic_vector(16 downto 0 ) ) ; 
end component; 
component MultiplierJJnit 
port( 
num_mux , num_rom : in std_logic_vector(15 downto 0) ; 
clock : in stdjogic ; 
mult_out: out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
begin 
NegativeEdgeFlipFlopI : Negative_Edge_Flip_Flop port map (ram_data , cO , d2); 
PositiveLevelFlipFlopI : Positive_Level_Flip_Flop port map (ram_data , d , d3); 
NegativeEdgeFlipFlop2 : Negative_Edge_Flip_Flop port map (ram_data , c2 , d4); 
NegativeEdgeFlipFlop3 : Negative_Edge_Flip_Flop port map (ram_data , c3 , d5); 
NegativeEdgeFlipFlop4 : NegativeJ5dgeJrlip_Flop port map (d8 , c1_c3 , d9); 
PositiveLevelFlipFlop2 : Positive_Level_Flip_Flop port map (d8 , c0_c2 , d10); 
PositiveLevelFlipFlopI 7Bit1 : Positive_Level_Flip_Flop_17Bit port map (d12 , c3 , d13); 
PositiveLevelFlipFlopI 7Bit2 : PositiveJ.eveLFIip_Flop_17Bit port map (d12 , d , d14); 
NegativeEdgeFlipFlop5 : Negative_Edge_Flip_Flop port map (d17 , clock_main , d19); 
NegativeEdgeFlipFlop6 : Negative_Edge_Flip_Flop port map (data_rom , clock_main , r o m j f ) ; 
MultiplexerButterfly : MultiplexerJ3utterfly port map (d2 , d3 , d6 , c2_c3); 
MultiplexerButterflyto17Bit: MultiplexerJ3utterflyJo17Bit port map (d4 , d5 , d7 , d _ c 3 ) ; 
MultiplexerButterfly17Bit: Multiplexer_Butterfly_17Bit port map (d13 , d14 , d15 , d _ c 3 ) ; 
NegateUnit: NegateJJnit port map (d10 , c0_d ,clock_main , d11); 
NegateUnit17Bit: Negate_Unit_17Bit port map (d15 , cO_d ,clock_main , d16); 
MultiplierUnit: MultiplierJJnit port map (d6 , rom J f , clock_main , d8); 
PositiveEdgeFlipFlop : Positive_Edge_Flip_Flop port map (d19,clock_main,out_data); 
AdderFirst: Adder_First port map (enbl, d9 , d11 , d12); 
AdderSecond : AdderJSecond port map (enbl, d16 , d7, stagechange , d17); 
end r t l ; 
—CLOCK_MULTIPLEXER— 
- CHOOSE BETWEEN CLOCK AND CYCLES 
library ieee; 
use ieee.stdJogic_1164.all; 
use ieee.stdJogic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Clock_Multiplexer is 
port( 
clock_main , mult1_c0 , mult1_iomode , mult_clear : in stdjogic ; 
mult1_addincr : out stdjogic ); 
end Clock_Multiplexer; 
architecture rtl of Clock_Multiplexer is 
begin 
process(clock_main , mult1_c0 , multl jomode , mult_clear) 
variable tempi : stdjogic ; 
variable temp2 : stdjogic ; 
begin 
if(mult1 Jomode = '0') then - ie, fft computation mode 
temp2 := mult1_c0; 
elsif(mult1_iomode = '1') then - ie, io mode 
tempi := clock_main ; 
end if; 
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if (mult1_iomode = '1') then 
mult1_addincr <= tempi ; 
elsif(mult1_iomode = '0') then 
mult1_addincr <= temp2 ; 
end if; 
end process; 
end rtl; 
—CONTROLJJNIT— 
library ieee; 
use ieee.stdJogic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity ControlJJnit is 
port( 
con_iod , con_fftd , con_init: in stdjogic; 
con_ip , con_op , conjomode, con_fft: out stdjogic; 
con_enbw , con_enbor: out stdjogic ; 
con_clear : out stdjogic ; 
clock_main : in stdjogic ; 
en_rom , en_romgen : out stdjogic ; 
configure_enable : out stdjogic ; 
cO,d ,c2,c3 : out stdjogic ; 
cO_d ,c2_c3,c0_c2,c1_c3 : out stdjogic ); 
end ControlJJnit; 
architecture rtl of Control_Unit is 
type state is (rstO.rstl ,rst2,rst3,rst41rst5,rst6,rst7); 
signal current_state , next_state : state ; 
shared variable counter , temp2 : std_logic_vector(1 downto 0) := "00"; 
signal con_clkcount: std_logic_vector(2 downto 0) ; 
signal disable: stdjogic; 
signal reset_counter: stdjogic; 
signal con_preset,cO_enable : stdjogic ; 
signal cyc_clear: stdjogic ; 
component Counte rJJnit 
port( 
c : out std_logic_vector(2 downto 0) ; 
disable , clock_main , reset: in stdjogic); 
end component; 
component CyclesJJnit 
port( 
clock_main , preset, c0_en , cycles_clear: in stdjogic ; 
c0,c1 ,c2,c3 : out stdjogic ; 
c0_d ,c2_c3,c0_c2,c1_c3 : out stdjogic ); 
end component; 
begin -r t l 
CounterUnit: Counte rJJnit port map (con_clkcount, disable , clockjnain , reset_counter); 
CyclesUnit: CyclesJJnit port map (clock_main , con_preset, c0_enable , cyc_clear 
,c0,c1 ,c2,c3,cO_d ,c2_c3,cO_c2,d_c3); 
process (curren t_state , con iod , con_fftd , con_clkcount) 
begin -process 
case current_state is 
when rstO => - configure size of FFT 
configure_enable <= ' 1 ' ; 
next_state <= rstl ; 
when rstl => -Reset processor 
conflgure_enable <= '0'; 
conjomode <= ' 1 ' ; - set mode to io. 
conjp <= ' 1 ' ; — input mode 
con_clear <= ' 1 ' ; - clear all blocks 
con_enbw <= ' 1 ' ; — enable write to RAM 
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con_enbor <= '0 ' ; - disable read 
c0_enable <= '0 ' ; - disable cycles unit 
disable <= ' 1 ' ; - disable counter 
reset_counter <= '0 ' ; 
con_fft <= '0 ' ; 
con_preset <= '0 ' ; 
next_state <= rst2; 
when rst2 => -Enable units 
con_clear <= '0 ' ; - bring clear signal back to zero 
reset_counter <= '0 ' ; 
disable <= ' 1 ' ; 
con_ip <= ' 1 ' ; 
con_fft <= '0'; 
con_enbw<= ' 1 ' ; 
con_enbor <= '0 ' ; 
c0_enable <= '0 ' ; 
con_iomode <= ' 1 ' ; 
con_preset <= '0 ' ; 
next_state <=rst3; 
when rst3 => —input data from RAM 
con_ip < = ' 1 ' ; 
if(con_iod = '1') then 
con_preset <= ' 1 ' ; - reset cycles 
reset_counter <= 'T ; - reset counter 
c0_enable <= ' 1 ' ; - enable cycles 
con_iomode <= '0'; - set io mode to '0' 
con_fft <= T ; - fft mode (address generator) 
en_rom <= ' 1 ' ; - enable ROM 
en_romgen <= ' 1 ' ; - enable ROM address generator 
con_clear <= 'V ; - clear all blocks 
con_enbw <= '0 ' ; — disable write to RAM 
con_enbor <= ' 1 ' ; — enable read from ROM 
disable <= '0 ' ; - enable counter unit. 
next_state <= rst4; 
else 
reset_counter <= '0'; 
disable < = T ; 
con_fft <= '0 ' ; 
con_enbw<= ' 1 ' ; 
con_enbor <= '0 ' ; 
c0_enable <= '0 ' ; 
con_iomode < = T ; 
con_clear <= '0 ' ; 
con_preset <= '0 ' ; 
next_state <= rst3; 
end if; 
when rst4 => —Let the Butterfly processor run for 5 cycles to set up first calculation in pipeline 
con_ip < = T ; 
con_preset <= '0 ' ; — reset for cycles 
reset_counter <= '0 ' ; — reset for counter 
con_clear <= '0 ' ; — clear all signals 
con_f f t<=T; 
con_enbor<= ' 1 ' ; 
c0_enable < = T ; 
con_iomode <= '0'; 
if (con_clkcount = 5) then 
conenbw <= ' 1 ' ; — enable write to ROM 
disable <= ' 1 ' ; - disable counter 
reset_counter <= T ; - reset counter 
next_state <= rst5 ; 
else 
con_enbw <= '0 ' ; 
disable <= '0 ' ; 
next_state <= rst4; 
end if; 
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when rst5 => -Run the FFT until it is done 
if (con_fftd = T ) then 
disable <= '0 ' ; - enable counter 
reset_counter <= '0 ' ; 
con_clear <= ' 1 ' ; - clear butterfly generator 
con_fft <= '0 ' ; — disable fft address generator 
con_preset <= '0 ' ; 
con_enbor <= ' 1 ' ; 
c0_enable <= ' 1 ' ; 
if (con_clkcount = 4) then 
disable <= ' 1 ' ; 
con_enbw <= '0 ' ; 
conjomode <= ' 1 ' ; 
con_op <= ' 1 ' ; 
con_ip <= '0 ' ; 
next_state <= rst6; 
else 
con_iomode <= '0 ' ; 
con_enbw <= ' 1 ' ; 
con_ip<='1' ; 
next_state <= rst5; 
end if; 
else 
con_clear <= '0 ' ; 
conjomode <= '0 ' ; 
con_preset <= '0 ' ; 
con_ip<='1' ; 
reset_counter <= ' 1 ' ; 
disable < = ' 1 ' ; 
con_f f t<=T; 
con_enbw<=T; 
con_enbor <= ' 1 ' ; 
cO_enable <= ' 1 ' ; 
next_state <= rst5; 
end if; 
when rst6 => - Initialize final output 
con_clear <= '0 ' ; 
reset_counter <= '0 ' ; 
disable < = T ; 
con jp <= '0 ' ; 
con_fft <= '0 ' ; 
con_enbw <= '0 ' ; 
con_enbor < = ' 1 ' ; 
c0_enab!e <= T ; 
conjomode <= ' 1 ' ; 
con_preset <= '0 ' ; 
next_state <= rst7 ; 
when rst7 => -Write Final Output 
disable < = T ; 
reset_counter <= '0 ' ; 
con_ip <= '0 ' ; 
con_fft <= '0 ' ; 
con_enbw <= '0 ' ; 
c0_enable <= ' 1 ' ; 
if(con_iod = T) then 
con_clear<= ' 1 ' ; 
con_preset <= ' 1 ' ; 
con_enbor <= '0'; 
conjomode <= '0 ' ; 
next_state <= rst7 ; 
else 
conj3nbor<= T ; 
con_clear <= '0 ' ; 
conjpreset <= '0 ' ; 
conjomode <= ' 1 ' ; 
nextjstate <= rst7 ; 
end if; 
when others => 
con_clear < = T ; 
con_iomode <= ' 1 ' ; 
con_preset < = ' 1 ' ; 
disable <= ' 1 ' ; 
reset_counter <= '0 ' ; 
con_ip <= '0 ' ; 
conj f t <= '0 ' ; 
con_enbw <= '0 ' ; 
con_enbor <= '0 ' ; 
c0_enable <= ' 1 ' ; 
next_state <= rstl ; 
end case; 
end process ; 
process(clock_main , conjnit) 
begin 
if(con_init = T) then 
current_state <= rstO ; 
elsif (clock_main'event and clock_main = '0') then 
current_state <= next_state; 
end if; 
end process; 
end rtl; 
—COUNTERJJNIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity CounterJJnit is 
port( 
c : out std_logic_vector(2 downto 0) ; 
disable , clock_main , reset: in stdjogic); 
end Counter_Unit; 
architecture rtl of Counter_Unit is 
begin 
process (reset, clock_main , disable) 
variable temp : std_logic_vector(2 downto 0) ; 
begin 
if (disable <= '0') then 
if( reset = T) then 
c <= "000"; 
temp := "000"; 
elsif(clock_main = ' 1 ' and clock_main'event) then 
c<=(temp + 1) ; 
temp := temp + 1 ; 
end if; 
end if; 
end process; 
end rtl; 
—CYCLES_GENERATOR-~-
- the 4 bits of "data_out" are "cO d c2 c3" 
library ieee ; 
use ieee.std_logic_1164.all; 
entity Cycles_Generator is 
port( 
clockjnain , preset, cO_en , cycles_clear: in stdjogic ; 
waves : out std_logic_vector(3 downto 0 ) ) ; 
end Cycles_Generator; 
architecture rtl of Cycles_Generator is 
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type state_values is (stO , st1 , st2 , st3); 
signal pres_state1 , next_state1 : state_values ; 
shared variable data_out: std_logic_vector(3 downto 0) ; 
begin 
process (clockjnain , preset, cO_en,cycles_clear) 
variable t : stdjogic ; 
begin 
if (cO_en = T) then 
if (preset = ' 1 ' and t=T)then 
pres_state1 <= stO; 
t := '0 ' ; 
elsif (clock_main'event and clock_main= '0') then 
pres_state1 <= next_state1 ; 
end if; 
end if; 
if(cycles_clear = '1') then 
t : = T ; 
end if; 
end process ; 
process(pres_state1 , cO_en , clock_main) 
variable temp_clock : stdjogic ; 
begin 
case pres_state1 is 
when stO => 
data_out:="1000"; 
next_state1 <= st1 ; 
when st1 => 
data_out:= "0100"; 
next_state1 <= st2 ; 
when st2 => 
data_out :="0010"; 
next_state1 <= st3; 
when st3 => 
data_out:="0001"; 
next_state1 <= stO; 
when others => 
next_state1 <= stO; 
end case; 
waves <= data_out; 
end process ; 
end rt l ; 
—CYCLESJJNIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
entity Cycles_Unit is 
port( 
clock_main , preset, c0_en , cycles_clear: in stdjogic ; 
c0,c1 ,c2,c3 : out stdjogic ; 
c0_c1 ,c2_c3,c0_c2,c1_c3 : out stdjogic ) ; 
end CyclesJJnit; 
architecture rtl of Cycles_Unit is 
signal waves : std_logic_vector(3 downto 0) ; 
signal cyc_clear: stdjogic ; 
component Cycles_Generator 
Port( 
clock_main , preset, cO_en , cycles_clear: in stdjogic ; 
waves : out std_logic_vector(3 downto 0 ) ) ; 
end component; 
component Cycles_Waveform_Generator 
port( 
waves_and : in std_logic_vector(3 downto 0) ; 
clockjnain , c0_en : in std jogic; 
cO,d ,c2,c3 : out stdjogic ; 
C0_c1,c2_c3,c0_c2,c1_c3 : out stdjogic ) ; 
end component; 
begin 
CyclesGenerator: CyclesJSenerator port map (clockjnain , preset, c0_en , cyc_clear, waves); 
CyclesWaveformGenerator: CyclesJ7Vaveform_Generator port 
map(waves,clock_main,c0_en,c0,c1 ,c2,c3,c0_c1 ,c2_c3,c0_c2,c1_c3); 
end rtl; 
—CYCLES J7VAVEF0RM_GENERAT0R— 
library ieee; 
use ieee.stdJogic_1164.all; 
use IEEE.stdJogic_arith.all; 
use IEEE.std_logic_unsigned.all; 
entity Cycles_Waveform_Generator is 
port( 
waves_and : in stdJogic_vector(3 downto 0) ; 
clock_main , cO_en : in stdjogic ; 
c0,c1,c2,c3 : out stdjogic ; 
cO_d ,c2_c3,cO_c2,d_c3 : out stdjogic ) ; 
end Cycles_Waveform_Generator; 
architecture rtl of Cycles_Waveform_Generator is 
begin 
process(clock_main,waves_and, cO_en) 
begin 
if (cO_en = ' 1 ' and clock_main='1') then 
cO <= waves_and(3); 
d <= waves_and(2); 
c2 <= waves_and(1); 
c3 <= waves_and(0); 
c0_c1 <= waves_and(3) or waves_and(2); 
c0_c2 <= waves_and(3) or waves_and(1); 
c2_c3 <= waves_and(1) or waves_and(0); 
c1_c3 <= waves_and(0) or waves_and(2); 
else 
cO <= '0'; 
d <= '0'; 
c2 <= '0'; 
c3 <= '0'; 
cO_d <= '0'; 
c0_c2 <= '0'; 
c2_c3 <= '0'; 
d_c3 <= '0'; 
end if; 
end process ; 
end rt l ; 
—FFT_PROCESSOR— 
library ieee ; 
use ieee.stdJogic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity FFTProcessor is 
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port( 
datajo : in std_logic_vector(15 downto 0); 
final_op : out std_logic_vector(15 downto 0) ; 
clock_main,clock,enbl,reset,init: in stdjogic); 
end FFT_Processor; 
architecture rtl of FFT_Processor is 
signal N_points : std_logic_vector (11 downto 0); 
signal stages : std_logic_vector (10 downto 0); 
signal ram_data,out_data : std_logic_vector(15 downto 0) := (others => '0'); 
signal data_rom : std_logic_vector(15 downto 0) ; 
signal cO , d , c2 , c3 , c0_c1 , c2_c3 , c0_c2 , c1_c3 : stdjogic ; 
signal clear, io_mode , iod : stdjogic ; 
signal ram_wr,ram_rd : stdJogic_vector(12 downto 0) := (others => '0'); 
signal fftd , fft_en , ip , op : stdjogic ; 
signal rom_en,romgen_en : stdjogic ; 
signal enbw , enbor: stdjogic ; 
signal rom_add : stdjogic_vector(10 downto 0) ; 
signal stagechange : stdjogic ; 
signal configure_enable : stdjogic ; 
component Address_Generation_Unit 
port( 
clock_main : in stdjogic ; 
fft_en : in stdjogic ; -baseindex 
cO , d , c2 , c3 : in stdjogic ; 
io_mode , ip , op : in stdjogic ; 
clear: in stdjogic ; 
romgen_en : in stdjogic ; 
iod , fftd : out stdjogic; 
ram_rd : out stdJogic_vector(12 downto 0) ; 
ram_wr : out stdJogic_vector(12 downto 0) ; 
rom_add : inout stdjogic_yector(10 downto 0 ) ; 
N_points : in stdJogic_vector (11 downto 0); 
stages : in stdJogic_vector (10 downto 0); 
stagechange: out stdjogic); 
end component; 
component Size_ConfigurationJJnit IS 
PORT 
( 
datajo :IN stdJogic_vector(15 DOWNTO 0); 
clock : IN stdjogic; 
configure_enable : IN stdjogic; 
N_points : OUT stdJogic_vector(11 DOWNTO 0); 
stages : OUT stdjogic_vector(10 DOWNTO 0) 
); 
END component; 
component ControlJJnit 
port( 
conjod , conjftd , con jn i t : in stdjogic ; 
conjp , con_op , conjomode , con j f t : out stdjogic ; 
con_enbw , con_enbor: out stdjogic ; 
con_clear: out stdjogic ; 
clock_main : in stdjogic ; 
en_rom , en_romgen : out stdjogic ; 
configure_enable : out stdjogic ; 
c0,c1 ,c2,c3 : out stdjogic ; 
C0_c1,c2_c3,c0_c2,c1_c3 : out stdjogic ); 
end component; 
component ButterflyJ'rocessingJJnit is 
port( 
clock_main , clock , reset, enbl: in stdjogic ; 
c0,c1,c2,c3 : in stdjogic ; 
C0_c1,c2_c3,c0_c2,c1_c3 : in stdjogic ; 
data_rom : in stdJogic_vector(15 downto 0) ; 
ramdata : in stdJogic_vector (15 downto 0); 
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stagechange: in stdjogic; 
out_data : out std_logic_vector(15 downto 0 ) ) ; 
end component; 
component RAMJJnit is 
port( 
data_fft, data_io : in std_logic_vector (15 downto 0); 
q : out std_logic_vector (15 downto 0); 
clock , io_mode : in stdjogic; 
we : in stdjogic; 
re : in stdjogic; 
waddress: in stdJogic_vector (12 downto 0); 
raddress: in stdJogic_vector (12 downto 0)); 
end component; 
component ROMJJnit is 
port( 
clock , en_rom : in stdjogic ; 
romadd : in stdjogic_vector(10 downto 0) ; 
rom_data : out stdJogic_vector(15 downto 0 ) ) ; 
end component; 
component FinalJDutput is 
port (clock.op : in stdjogic ; 
fin_res : out stdJogic_vector(15 downto 0) ; 
result: in stdJogic_vector(15 downto 0)); 
end component; 
begin 
SizeConfigurationUnit: Size_Configuration_Unit port map(dataJo,clock_main,configure_enable,N_points,stages); 
ButterflyProcessingUnit: ButterflyJVocessingJJnit port map(clock_main , clock , reset, enbl, c0,c1,c2,c3, 
C0_c1,c2_c3,c0_c2,c1_c3, data_rom, ram_data,stagechange, out_data); 
AddressGenerationUnit: AddressJ3eneration_Unit port map (clock_main, fft_en , cO , d , c2 , c3, io_mode , ip , op, 
clear, romgen_en, iod.fftd, ram_rd, ram_wr, rom_add,N_points, stages,stagechange); 
ControlUnit: ControlJJnit port map (iod , fftd , init, ip , op , io_mode , fft_en , 
enbw , enbor , clear, clock_main ,rom_en,romgen_en,configure_enable,c0,c1 ,c2,c3,c0_c1 ,c2_c3,c0_c2,c1_c3); 
ROMUnit: ROMJJnit port map (clock ,rom_en,rom_add,data_rom); 
RAMUnit: RAMJJnit port map (out_data,data_io,ram_data,clock_main,io_mode,enbw,enbor, ram_wr,ram_rd); 
FinalOutput: FinalJDutput port map (clock_main,op,final_op, ram_data); 
end rtl; 
—FINALJDUTPUT—-
library ieee ; 
use ieee.stdJogic_1164.all; 
use ieee.stdJogic_unsigned.all; 
entity FinalJDutput is 
port (clock.op : in stdjogic ; 
fin_res : out stdJogic_vector(15 downto 0) ; 
result: in std_logic_vector(15 downto 0)); 
end FinalJDutput; 
architecture rtl of FinalJDutput is 
begin 
process(op.clock) 
begin 
if (op = T)then 
if(clock='0' and clock'event) then 
fin_res <= result; 
end if; 
end if; 
end process ; 
end rtl; 
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—IO_ADDRESS_GENERATOR— 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity IO_Address_Generator is 
port( 
io_butterfly : in std_logic_vector(12 downto 0) ; 
addjomode , add_ip , add_op : in stdjogic; 
N_points : in std_logic_vector(11 downto 0); 
base_ioadd : out std_logic_vector(12 downto 0 ) ) ; 
end IO_Address_Generator; 
architecture rtl of IO_Address_Generator is 
begin 
process(io_butterfly , addjomode , addjp , N_points, add_op) 
variable out_data : std_logic_vector(12 downto 0) ; 
begin 
if(add_iomode = '1') then 
if (add_ip = '1') then 
out_data := io_butterfly(12 downto 0 ) ; 
elsif(add_op = '1') then -bit reverse for output 
if(N_points = "000000001000") then - ie, 8 
if(io_butterfly(3) = '0") then - ie, real part 
out_data := "000000000" & '0' & io_butterfly(0) & io_butterfly(1) & io_butterfly(2); 
elsif(io_butterfly(3)=T) then - ie, complex part 
out_data := "000000000" & ' 1 ' & io_butterfly(0) & io_butterfly(1) & io_butterfly(2); 
end if; 
elsif(N_points = "000000010000") then - ie, 16 
if(io_butterfly(4) = '0') then - ie, real part 
out_data := "00000000" & '0" & io_butterfly(0) & io_butterfly(1) & io_butterfly(2) & io_butterfly(3); 
elsif(io_butterfly(4)='1') then - ie, complex part 
out_data := "00000000" & ' 1 ' & io_butterfly(0) & io_butterfly(1) & io_butterfly(2) & io_butterfly(3); 
end if; 
elsif(N_points = "000000100000") then - ie, 32 
if(io_butterfly(5) = '0') then - ie, real part 
out_data := "0000000" & '0' & io_butterfly(0) & io_butterfly(1) & io_butterfly(2) & io_butterfly(3) & 
io_butterfly(4); 
elsif(io_butterfly(5)=T) then - ie, complex part 
out_data := "0000000" & T & io_butterfly(0) & io_butterfly(1) & io_butterfly(2) & io_butterfly(3) & 
io_butterfly(4); 
end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(io_butterfly(6) = "0') then - ie, real part 
out_data := "000000" & '0' & io_butterfly(0) & io_butterfly(1) & io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & 
io_butterfly(5); 
elsif(io_butterfly(6)='1') then - ie, complex part 
out_data := "000000" & ' 1 ' & io_butterfly(0) & io_butterfly(1) 
& io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5); 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(io_butterfly(7) = '0') then - ie, real part 
out_data := "00000" & '0' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6); 
elsif(io_butterfly(7)='1') then - ie, complex part 
out_data := "00000" & '1 ' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6); 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(io_butterfly(8) = '0') then - ie, real part 
out_data := "0000" & '0' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7); 
elsif(io_butterfly(8)='1') then - ie, complex part 
out_data := "0000" & ' 1 ' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7); 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
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if(io_butterfly(9) = '0') then — ie, real part 
out_data := "000" & '0' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_buttertly(8); 
elsif(io_butterfly(9)=T) then - ie, complex part 
out_data := "000" & T & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_butterfly(8); 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(io_butterfly(10) = '0') then - ie, real part 
out_data := "00" & '0' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_butterfly(8) & 
io_butterfly(9); 
elsif(io_butterfly(10)=T) then - ie, complex part 
out_data := "00" & ' 1 ' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_butterfly(8) & 
io_butterfly(9); 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(io_butterfly(11) = '0') then - ie, real part 
out_data := '0' & '0' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_butterfly(8) & 
io_butterfly(9) & io_butterfly(10); 
elsif(io_butterfly(11)=T) then - ie, complex part 
out_data := '0' & ' 1 ' & io_butterfly(0) & io_butterfly(1) & 
io_butterfly(2) & io_butterfly(3) & io_butterfly(4) & io_butterfly(5) & io_butterfly(6) & io_butterfly(7) & io_butterfly(8) & 
io_butterfly(9) & io_butterfly(10); 
end if; 
end if; 
end if; 
end if; 
base_ioadd <= out_data(12 downto 0) ; 
end process; 
end rt l ; 
—IO_STAGE_DONE— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity IO_Stage_Done is 
port( 
but_fly : in std_logic_vector(12 downto 0) ; 
stage_no : in std_logic_vector(10 downto 0) ; 
add_incr, io_mode : in std jogic; 
add_iod , add_staged , add_fftd : out stdjogic ; 
butterflyjod : out std_logic_vector(12 downto 0) ; 
N_points : in std_logic_vector(11 downto 0); 
but_per_stage : in std_logic_vector (10 downto 0 ) ; 
stages : in std_logic_vector (10 downto 0)); 
end IO_Stage_Done ; 
architecture rtl of IO_Stage_Done is 
signal temp_bit_vector: bit_vector(11 downto 0) ; 
begin 
process(but_fly,add_incr,io_mode, but_per_stage, N_points) 
begin 
butterflyjod <= but_fly; 
temp_bit_vector <= To_bitvector (Npoints); 
if(but_fly = To_StdLogicVector(temp_bit_vector sll 1) -1 and io_mode = ' 1 ' and add_incr='0') then -this is a left 
shift to get 2*N 
addjod <= ' 1 ' ; - io done signal 
add_staged <= '0 ' ; 
elsif(but_fly = but_per_stage and iomode = '0' and add_incr=T) then 
addjod <= '0 ' ; 
add_staged <= " 1 ' ; - stage done signal 
else 
add_staged <= '0 ' ; 
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end if; 
end process; 
process(stage_no, stages) 
begin 
if (stage_no=stages) then 
add_fftd <= ' 1 ' ; - fft done signal 
else 
add_fftd <= '0 ' ; 
end if; 
end process ; 
end rtl; 
—MULTIPLEXER_AGU— 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Multiplexer_AGU is 
port( 
a , b : in std_logic_vector(12 downto 0) ; 
se l : in stdjogic ; 
q : out std_logic_vector(12 downto 0 ) ) ; 
end Multiplexer_AGU ; 
architecture rtl of Multiplexer_AGU is 
begin 
process (a , b , sel) 
begin 
if(sel = '0') then 
q <= a(12 downto 0) after 2 ns ; 
elsif(sel = T) then 
q <= b(12 downto 0) after 2 ns ; 
end i f ; 
end process; 
end rtl; 
—MULTIPLEXER_BUTTERFLY— 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Multiplexer_Butterfly is 
port( 
dO , d1 : in std_logic_vector(15 downto 0) ; 
mux_out: out std_logic_vector(15 downto 0) ; 
choose : in s td jog ic ) ; 
end Multiplexer_Butterfly; 
architecture rtl of Multiplexer_Butterfly is 
begin 
process(dO , d1 , choose) 
begin 
if (choose = '0') then 
mux_out <= d0(15 downto 0) ; 
elsif (choose = '1') then 
mux_out <= d1(15 downto 0) ; 
end i f ; 
end process ; 
end rtl; 
—MULTIPLEXERJ3UTTERFLY_17BIT— 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Multiplexer_Butterfly_17Bit is 
port( 
dO , d1 : in std_logic_vector(16 downto 0) ; 
mux_out: out std_logic_vector(16 downto 0) ; 
choose : in stdjogic ) ; 
end Multiplexer_Butterfly_17Bit; 
architecture rtl of Multiplexer_Butterfly_17Bit is 
begin 
process(dO , d1 , choose) 
begin 
if (choose = '0') then 
mux_out <= dO; 
elsif (choose = '1') then 
mux_out <= d1 ; 
end if; 
end process; 
end rtl; 
—MULTIPLEXER_BUTTERFLY_T017BIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Multiplexer_Butterfly_to17Bit is 
port( 
dO , d1 : in std_logic_vector(15 downto 0 ) ; 
mux_out: out std_logic_vector(16 downto 0) ; 
choose : in stdjogic ) ; 
end Multiplexer_Butterfly_to17Bit; 
architecture rtl of Multiplexer_Butterfly_to17Bit is 
begin 
process(dO , d1 , choose) 
begin 
if (choose = '0') then 
mux_out <= d0(15) & '0' & d0(14 downto 0) ; 
elsif (choose = '1') then 
mux_out <= d1(15) & '0' & d1(14 downto 0) ; 
end if; 
end process; 
end rtl; 
—MULTIPLIERJJNIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity MultiplierJJnit is 
port( 
num_mux , num_rom : in std_logic_vector(15 downto 0) ; 
clock : in stdjogic ; 
mult_out: out std_logic_vector(15 downto 0 ) ) ; 
end MultiplierJJnit; 
architecture rtl of MultiplierJJnit is 
begin 
process(num_mux , num_rom , clock) 
variable sign_mult, t : stdjogic := '0 ' ; 
variable tempi , temp2 : std_logic_vector(14 downto 0) ; 
variable multjemp, mult jempl : std_logic_vector(29 downto 0) ; 
variable round_up : std_logic_vector(14 downto 0) ; 
begin 
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tempi := num_mux(14 downto 0 ) ; 
temp2 := num_rom(14 downto 0) ; 
if (num_mux(15) = ' 1 ' and num_rom(15) = ' 1 ' and clock = '1') then — sign of results 
sign_mult := '0 ' ; 
elsif (num_mux(15) = '0' and num_rom(15) = '0' and clock = '1') then 
sign_mult := '0 ' ; 
elsif(clock = T) then 
sign_mult := T ; 
end if; 
if (num_mux = 0 and clock = '1') then — ie, the number is zero. 
t : = T ; 
elsif (num_rom = 0 and clock = '1') then 
t : = T ; 
elsif (clock = '1')then 
t := '0 ' ; 
end if; 
if (t = '0' and clock = '1') then 
if (num_mux(14 downto 0) = "111111111111111") then-number is 1 or -1 
mult_out <= signjnult & num_rom(14 downto 0); 
elsif (num_rom(14 downto 0) = "111111111111111") then-number is 1 or-1 
mult_out <= sign_mult & num_mux(14 downto 0); 
else — multiply numbers 
mult_temp1 := tempi * temp2 ; 
round_up := "100000000000000"; 
mul t j emp := mult_temp1 + round_up; 
mult_out <= sign_mult & mult_temp(29 downto 15); 
end if; 
elsif (t = '1 ' and clock = '1') then — number zero 
mult_out <= "0000000000000000"; 
t := '0 ' ; 
end if; 
end process; 
end r t l ; 
—NEGATE_UNIT — 
library ieee; 
use ieee.stdJogic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.stdJogic_unsigned.all; 
entity NegateJJnit is 
port( 
negjn : in std_logic_vector(15 downto 0) ; 
neg_en , clock_main : in stdjogic ; 
neg_out: out stdJogic_vector(15 downto 0 ) ) ; 
end NegateJJnit; 
architecture rtl of NegateJJnit is 
begin 
process(neg in , neg_en , clock_main) 
variable negjemp ; stdJogic_vector(15 downto 0) ; 
begin 
negjemp := neg_in(15 downto 0) ; 
if (clockmain = '1') then 
if (neg_en = '1') then 
if(negjn(15) = '0')then 
negjemp := ' 1 ' & negjemp (14 downto 0) ; 
else 
negjemp := '0' & negjemp (14 downto 0) ; 
end if; 
negout <= negjemp ; 
else 
negout <= neg_in(15 downto 0) ; 
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end if; 
end if; 
end process ; 
end rtl; 
—NEGATE JJNIT_17BIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity NegateJJni t_17Bit is 
port( 
negjn : in std_logic_vector(16 downto 0) ; 
neg_en , clock_main : in stdjogic ; 
neg_out: out std_logic_vector(16 downto 0 ) ) ; 
end Negate_Unit_17Bit; 
architecture rtl of Negate_Unit_17Bit is 
begin 
process(neg_in , neg_en , clock_main) 
variable neg_temp : std_logic_vector(16 downto 0) ; 
begin 
neg_temp := neg_in(16 downto 0) ; 
if (clock_main = '1') then 
if (neg_en = '1') then 
if(neg_in(16) = '0')then 
negtemp := ' 1 ' & neg_temp (15 downto 0) ; 
else 
negtemp := '0' & neg_temp (15 downto 0) ; 
end if; 
neg_out <= neg_temp ; 
else 
neg_out <= neg_in(16 downto 0); 
end if; 
end if; 
end process; 
end rt l ; 
—NEGATIVE_EDGE_FLIP_FLOP— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Negative_Edge_Flip_Flop is 
port( 
data : in std_logic_vector(15 downto 0) ; 
trigger: in stdjogic ; 
r_out: out std_logic_vector(15 downto 0 ) ) ; 
end Negative_Edge_Flip_Flop ; 
architecture rtl of Negative_Edge_Flip_Flop is 
begin 
process(data , trigger) 
begin 
if (trigger='0' and trigger'event) then 
r_out <= data(15 downto 0) ; 
end if; 
end process ; 
end rtl; 
—POSITIVE_EDGE_FLIP_FLOP— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
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entity PositiveJ=dge_Flip_Flop is 
port( 
data_edge : in std_logic_vector(15 downto 0 ) ; 
trigger_edge : in stdjogic ; 
edge_out: out std_logic_vector(15 downto 0 ) ) ; 
end Positive_Edge_Flip_Flop ; 
architecture rtl of Positive_Edge_Flip_Flop is 
begin 
process(data_edge , trigger_edge) 
begin 
if (trigger_edge='1' and trigger_edge'event) then 
edge_out <= data_edge(15 downto 0) ; 
end i f ; 
end process; 
end rtl; 
—POSITIVE_LEVEL_FLIP_FLOP— 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Positive_Level_Flip_Flop is 
port( 
da ta j : in std_logic_vector(15 downto 0 ) ; 
triggerj : in stdjogic ; 
l_out: out std_logic_vector(15 downto 0 ) ) ; 
end Positive_Level_Flip_Flop ; 
architecture rtl of Positive_Level_Flip_Flop is 
begin 
process(data_l, triggerj) 
begin 
if (trigger_l=T) then 
l_out <= data j ; 
end if; 
end process ; 
end rtl; 
—-POSITIVE_LEVEL_FLIP_FLOP_17BIT— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity PositiveJ_evel_Flip_Flop_17Bit is 
port( 
da ta j : in std_logic_vector(16 downto 0) ; 
triggerj : in stdjogic ; 
l_out: out std_logic_vector(16 downto 0 ) ) ; 
end Positive_Level_Flip_Flop_17Bit; 
architecture rtl of Positive_Level_Flip_Flop_17Bit is 
begin 
process(data I, triggerj) 
begin 
if (trigger_l=T) then 
l ou t <= data j ; 
end if; 
end process ; 
end rtl; 
—RAMJJNIT— 
LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 
USE ieee.numeric_std.ALL; 
ENTITY RAMJJnit IS 
GENERIC 
( 
); 
PORT 
( 
ADDRESS_WIDTH : integer := 13; 
DATA_WIDTH : integer := 16 
data_fft 
data_io 
q 
clock 
io_mode: in stdjogic; 
we 
re 
waddress 
raddress 
); 
END RAM Unit; 
IN std_logic_vector(DATA_WIDTH - 1 DOWNTO 0); 
IN stdJogic_vector(DATA_WIDTH - 1 DOWNTO 0); 
OUT stdJogic_vector(DATA_WIDTH - 1 DOWNTO 0); 
IN stdjogic; 
IN stdjogic; 
IN stdjogic; 
IN stdJogic_vector(ADDRESSJ/VIDTH - 1 DOWNTO 0); 
IN stdJogic_vector(ADDRESS_WIDTH - 1 DOWNTO 0) 
ARCHITECTURE rtl OF RAMJJnit IS 
TYPE RAM IS ARRAY(0 TO 2 ** (ADDRESSJ/VIDTH-1) -1) OF stdJogic_vector(DATA_WIDTH - 1 DOWNTO 0); 
BEGIN 
SIGNAL ramjDlock : RAM; 
PROCESS (clock,waddress,we,io_mode,dataJo,dataJft,ramJ>lock,raddress) 
BEGIN 
IF (clock'event AND clock = '0')THEN 
- i f (clock="0') then 
IF (we = T ) THEN 
if (io_mode = '0') then 
ramJ)lock(toJnteger(unsigned(waddress))) <= datajft; 
elsif (io_mode = '1') then 
ram_block(toJnteger(unsigned(waddress)))<=dataJo; 
end if; 
END IF; 
end if; 
q <= ramjDlock(toJnteger(unsigned(raddress))); 
END PROCESS; 
end rtl; 
—ROM_ADDRESS_GENERATOR— 
library ieee ; 
use ieee.stdJogic_1164.all; 
use ieee.std_logic_unsigned.all; 
use ieee.std_logic_arith.all; 
entity ROM_Address_Generator is 
port( 
io_rom,c0,c1,c2,c3 : in stdjogic ; 
stage_rom : in std_logic_vector(10 downto 0) ; 
butterflyrom : in stdJogic_vector(12 downto 0) ; 
romadd : inout std_logic_vector(10 downto 0) ; 
N_points : in stdjogic_vector (11 downto 0); 
romgen_en : in stdjogic ); 
end ROM_Address_Generator; 
architecture rtl of ROM_Address_Generator is 
begin 
process(io_rom,cO,c1,c2,c3,stage_rom,butterfly_rom,romgen_en,N_points) 
begin 
if(romgen_en = '1') then 
if(io_rom = '0') then 
case stage_rom is 
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when "00000000000" => -stage 0 
if(cO=T or c2=T) then -real part 
romadd <= "00000000" & "000"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= "00000000" & "001"; 
end if; 
when "00000000001" => -stage 1 
if(N_points = "000000001000") then - ie, 8 
if(c0=T or c2='T) then -real part 
romadd <= butterfly_rom(1) & "00000000" & "00"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(1) & "00000000" & "01"; 
end if; 
elsif(N_points = "000000010000") then - ie, 16 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(2) & "00000000" & "00"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(2) & "00000000" & "01"; 
end if; 
elsif(N_points = "000000100000") then - ie, 32 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & "00000000" & "00"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(3) & "00000000" & "01"; 
end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(c0=T or c2='1') then -real part 
romadd <= butterfly_rom(4) & "00000000" & "00"; 
els i f (d=T or c3=T) then -imag part 
romadd <= butterfly_rom(4) & "00000000" & "01"; 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(5) & "00000000" & "00"; 
elsi f(d=T or c3='1') then —imag part 
romadd <= butterfly_rom(5) & "00000000" & "01"; 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then —real part 
romadd <= butterfly_rom(6) & "00000000" & "00"; 
els i f (d=T or c3=T) then -imag part 
romadd <= butterfiy_rom(6) & "00000000" & "01"; 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(7) & "00000000" & "00"; 
elsif(c1=T or c3=T) then —imag part 
romadd <= butterfly_rom(7) & "00000000" & "01"; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(8) & "00000000" & "00"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(8) & "00000000" & "01"; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2='1') then -real part 
romadd <= butterfly_rom(9) & "00000000" & "00"; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(9) & "00000000" & "01"; 
end if; 
end if; 
when "00000000010"=> 
if(N_points = "000000001000") then - ie, 8 
if(c0=T or c2=T) then -real part 
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romadd <= butterfly_rom(0) & butterfly_rom(1 
elsif(c1=Torc3=T)then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1 
end if; 
elsif(N_points = "000000010000") then ~ ie, 16 
if(cO=T or c2=T) then —real part 
romadd <= butterfly_rom(1) & butterfly_rom(2 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2 
end if; 
elsif(N_points = "000000100000") then - ie, 32 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(2) & butterfly_rom(3 
elsif(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3 
end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & butterfly_rom(4 
elsif(c1='1' or c3='1') then -imag part 
romadd <= butterfly_rom(3) & butterfly_rom(4 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(4) & butterfly_rom(5 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(4) & butterfly_rom(5 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(5) & butterfly_rom(6; 
elsif(c1 ='1' or c3='1') then -imag part 
romadd <= butterfly_rom(5) & butterf!y_rom(6 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c0='V or c2=T) then -real part 
romadd <= butterfly_rom(6) & butterfly_rom(7 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(6) & butterfly_rom(7; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2='V) then -real part 
romadd <= butterfly_rom(7) & butterfly_rom(8 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(7) & butterfly_rom(8 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0='1'orc2=T)then -real part 
romadd <= butterfly_rom(8) & butterfly_rom(9 
elsif(c1 ='1' or c3=T) then -imag part 
romadd <= butterfly_rom(8) & butterfly_rom(9 
end if; 
end if; 
& "00000000" & '0'; 
& "00000000" & T ; 
& "00000000" & 'O1; 
& "00000000" & T ; 
& "00000000" & '0'; 
& "00000000" & T ; 
& "00000000" & '0'; 
& "00000000" & T ; 
& "00000000" & •0'; 
& "00000000" &'1'; 
& "00000000" & '0'; 
& "00000000" & T ; 
& "00000000" & 'O'; 
& "00000000" & T ; 
& "00000000" & '0'; 
& "00000000" & T ; 
& "00000000" & 'O'; 
& "00000000" & T ; 
when "00000000011" => -16 
if(N_points = "000000010000") then - ie, 16 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(0) & butterfly, 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(0) & butterfly 
end if; 
elsif(N_points = "000000100000") then - ie, 32 
if(c0=Tor c2=T)then -real part 
romadd <= butterfly_rom(1) & butterfly, 
elsif(c1=T or c3='1') then -imag part 
romadd <= butterflyrom(l) & butterfly, 
end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(c0=T or c2=T) then -real part 
rom(1) & butterfly_rom(2) & "0000000" & '0'; 
rom(1) & butterfly_rom(2) & "0000000" & ' 1 ' ; 
rom(2) & butterfly_rom(3) & "0000000" & '0'; 
rom(2) & butterfly_rom(3) & "0000000" & ' 1 ' ; 
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romadd <= butterfly_rom(2) & butterfly_rom(3^ 
elsi f(d=T or c3='1') then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3^ 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(cO=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & butterfly_rom(4 
elsif(c1='1' or c3='1') then -imag part 
romadd <= butterfly_rom(3) & butterfly_rom(4' 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(4) & butterfly_rom(5 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(4) & butterfly_rom(5 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c0=T or c2='1') then —real part 
romadd <= butterfly_rom(5) & butterfly_rom(6; 
elsi f(d=T or c3='1') then -imag part 
romadd <= butterfly_rom(5) & butterfly_rom(6; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=Tor c2=T) then —real part 
romadd <= butterfly_rom(6) & butterfly_rom(7; 
elsif(c1=T orc3='V) then -imag part 
romadd <= butterfly_rom(6) & butterfly_rom(7 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2=T) then —real part 
romadd <= butterfly_rom(7) & butterfly_rom(8; 
elsif(c1='1' or c3='1') then -imag part 
romadd <= butterfly_rom(7) & butterfly_rom(8] 
end if; 
end if; 
when "00000000100" => -32 
& butterfly_rom(4 
& butterfly_rom(4 
& butterfly_rom(5 
& butterfly_rom(5 
& butterfly_rom(6 
& butterfly_rom(6 
& butterfly_rom(7 
& butterfly_rom(7 
& butterfly_rom(8; 
& butterfly_rom(8 
& butterfly_rom(9; 
& butterfly_rom(9; 
& "0000000" & '0' 
& "0000000" & '1 
& "0000000" & '0' 
& "0000000" & '1 
& "0000000" & '0' 
& "0000000" & '1 
& "0000000" & '0' 
& "0000000" & '1 
& "0000000" & '0' 
& "0000000" & '1 
& "0000000" & '0' 
& "0000000" & '1 ' ; 
if(N_points = "000000100000") then - ie, 32 
if(c0='1' or c2='1') then —real part 
romadd <= butterfiy_rom(0) & butterfly_rom(1 
elsif(c1=T or c3=T) then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1 
end if; 
elsif(N_points = "000001000000") then - ie, 64 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2 
elsif(c1 =T or c3=T) then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(c0=Torc2=T)then —real part 
romadd <= butterfly_rom(2) & butterfly_rom(3 
elsif(c1 -V or c3='1') then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=Tor c2='1')then —real part 
romadd <= butterfly_rom(3) & butterfly_rom(4 
elsif(c1='1' or c3='1') then -imag part 
romadd <= butterfly_rom(3) & butterfly_rom(4 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c0='1'orc2='1')then -real part 
romadd <= butterfly_rom(4) & butterfly_rom(5 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(4) & butterfly_rom(5' 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2=T) then —real part 
& butterfly_rom(2) & butterfly_rom(3) & "000000" & '0 
& butterfly_rom(2) & butterfly_rom(3) & "000000" & '1 
& butterfly_rom(3) & butterfly_rom(4) & "000000" & '0 
& butterfly_rom(3) & butterfly_rom(4) & "000000" & '1 
& butterfly_rom(4) & butterfly_rom(5) & "000000" & '0 
& butterfly_rom(4) & butterfly_rom(5) & "000000" & '1 
& butterfly_rom(5) & butterfly_rom(6) & "000000" & '0 
& butterfly_rom(5) & butterfly_rom(6) & "000000" & '1 
& butterfly_rom(6) & butterfly_rom(7) & "000000" & '0 
& butterfly_rom(6) & butterfly_rom(7) & "000000" & '1 
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romadd <= butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "000000" & '0'; 
e ls i f (d=T or c3=T) then -imag part 
romadd <= butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "000000" & '1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(cO=T or c2=T) then -real part 
romadd <= butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "000000" & '0'; 
e ls i f (d=T or c3=T) then -imag part 
romadd <= butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "000000" & ' 1 ' ; 
end if; 
end if; 
when "00000000101" => -64 
if(N_points = "000001000000") then - ie, 64 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(0) & butterflyrom(l) & butterfly_rom(2) & butterfly_rorn(3) & 
butterfly_rom(4) & "00000" & '0'; 
e ls i f (d=T or c3=T) then -imag part 
romadd <= butterflyrom(O) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & "00000" & T ; 
end if; 
elsif(N_points = "000010000000") then - ie, 128 
if(c0=T or c2='V) then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & "00000" & '0'; 
elsif(c1=T or c3=T) then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & "00000" & ' 1 ' ; 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & "00000" & '0'; 
e ls i f (d=T or c3=T) then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & "00000" & ' 1 ' ; 
end if; 
elsif(N_points = "001000000000") then - ie, 512 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & "00000" & '0'; 
elsif(c1=T or c3=T) then -imag part 
romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & "00000" & ' 1 ' ; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
i f(c0=Torc2=T) then -real part 
romadd <= butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & 
butterfly_rom(8) & "00000" & '0'; 
e ls i f (d=T or c3=T) then -imag part 
romadd <= butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & 
butterfly_rom(8) & "00000" & ' 1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2='1') then -real part 
romadd <= butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & 
butterfly_rom(9) & "00000" & '0'; 
elsif(c1 ='1' or c3='1') then -imag part 
romadd <= butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & 
butterfly_rom(9) & "00000" & T ; 
end if; 
end if; 
when"00000000110" => -128 
if(N_points = "000010000000") then - ie, 128 
if(c0=Torc2=T)then -real part 
romadd <= butterfiy_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & "0000" & '0'; 
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elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & "0000" & ' 1 ' ; 
end if; 
elsif(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & "0000" & '0'; 
elsif(c1='1'orc3='1')then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & "0000" & "1 ' ; 
end if; 
elsif(N j o i n t s = "001000000000") then - ie, 512 
if(cO=Torc2=T)then -real part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & "0000" & '0'; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & "0000" & ' I 1 ; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & butterfly_rom(8) & "0000" & '0'; 
e ls i f (d=T orc3='1') then -imag part 
romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & butterfly_rom(8) & "0000" & ' 1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(cO=Torc2=T)then -real part 
romadd <= butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & 
butterfly_rom(8) & butterfly_rom(9) & "0000" & '0'; 
elsif(c1 ='1' or c3='1') then —imag part 
romadd <= butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & 
butterfly_rom(8) & butterfly_rom(9) & "0000" & ' 1 ' ; 
end if; 
end if; 
when "00000000111" => -256 
if(N_points = "000100000000") then - ie, 256 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & "000" & '0'; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rorn(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & "000" & ' 1 ' ; 
end if; 
elsif(N j o i n t s = "001000000000") then - ie, 512 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & "000" & '0'; 
elsi f(d=T or c3=T) then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & "000" & '1" ; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=Tor c2=T)then -real part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "000" & '0'; 
elsi f(d=T or c3='1') then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "000" & '1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "000" & '0'; 
elsi f(d=T or c3='1') then -imag part 
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romadd <= butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & 
butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "000" & ' 1 ' ; 
end if; 
end if; 
when "00000001000" =>-512 
if(N_points = "001000000000") then - ie, 512 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & "00" & '0'; 
elsif(c1=T or c3='1') then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & "00" & T ; 
end if; 
elsif(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "00" & '0'; 
elsi f(d=T or c3='1') then -imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfiy_rom(7) & butterfly_rom(8) & "00" & ' 1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "00" & '0'; 
elsif(c1=T or c3=T) then -imag part 
romadd <= butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & butterfly_rom(5) & 
butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "00" & ' 1 ' ; 
end if; 
end if; 
when "00000001001" => -1024 
if(N_points = "010000000000") then - ie, 1024 
if(c0=T or c2=T) then -real part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "0" & '0"; 
els i f (d=T or c3='1') then - imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & "0" & ' 1 ' ; 
end if; 
elsif(N_points = "100000000000") then - ie, 2048 
if(c0=T or c2='1')then -real part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "0" & '0'; 
elsi f(d=T or c3=T) then —imag part 
romadd <= butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & butterfly_rom(4) & 
butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & "0" & '1 ' ; 
end if; 
end if; 
when "00000001010" => -2048 
if(N_points = "100000000000") then - ie, 2048 
if(cO=Torc2=T)then -real part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & '0'; 
elsif(c1='1' or c3=T) then -imag part 
romadd <= butterfly_rom(0) & butterfly_rom(1) & butterfly_rom(2) & butterfly_rom(3) & 
butterfly_rom(4) & butterfly_rom(5) & butterfly_rom(6) & butterfly_rom(7) & butterfly_rom(8) & butterfly_rom(9) & ' 1 ' ; 
end if; 
end if; 
when others => 
romadd <= "00000000000"; 
end case; 
end if; 
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end if; 
end process; 
end rtl; 
—ROMJJNIT— 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
entity ROMJJnit is 
port( 
clock , en_rom : in stdjogic ; 
romadd : in std_logic_vector(10 downto 0) ; 
rom_data : out std_logic_vector(15 downto 0 ) ) ; 
end ROMJJnit; 
architecture Behavioral of ROMJJnit is 
type ROM_Array is array (0 to 2047) 
of std_logic_vector(15 downto 0); 
constant Content: ROM_Array := ( 
B"0111111111111111", 
B"0000000000000000", 
B"0111111111111111", 
B"0000000001100100", 
B"0111111111111111", 
...-use the MATLAB code to generate these values 
B"0000000011001001", 
B"1111111111111111"l 
B"0000000001100100", 
others => B"0000000000000000" ); 
begin 
rom_data <= Content(conv_integer(romadd)); 
end Behavioral; 
—SIZE_CONFIGURATION_UNIT— 
LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 
USE ieee.numeric_std.ALL; 
ENTITY Size_Configuration_Unit IS 
PORT 
( 
data_io : IN std_logic_vector(15 DOWNTO 0); 
clock : IN stdjogic; 
configureenable: IN stdjogic; 
N_points : OUT std_logic_vector(11 DOWNTO 0); 
stages : OUT std_logic_vector(10 DOWNTO 0) 
); 
END Size_Configuration_Unit; 
ARCHITECTURE rtl OF Size_Configuration_Unit IS 
BEGIN 
PROCESS (clock,dataJo,configure_enable) 
BEGIN 
IF (clock'event AND clock = '0' AND configure_enable = '1') THEN 
if (dataJo = "0000000000001000") THEN-8 points 
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end if; 
stages <= "00000000011"; 
elsif (data_io = "0000000000010000") THEN-16 points 
stages <= "00000000100"; 
elsif (data_io = "0000000000100000") THEN-32 points 
stages <= "00000000101"; 
elsif (datajo = "0000000001000000") THEN-64 points 
stages <= "00000000110"; 
elsif (datajo = "0000000010000000") THEN-128 points 
stages <= "00000000111"; 
elsif (datajo = "0000000100000000") THEN-256 points 
stages <= "00000001000"; 
elsif (datajo = "0000001000000000") THEN-512 points 
stages <= "00000001001"; 
elsif (datajo = "0000010000000000") THEN-1024 points 
stages <= "00000001010"; 
else-2048 points 
stages <= "00000001011"; 
END IF; 
N_points <= data_io(11 DOWNTO 0); 
-clock 
END PROCESS; 
END rtl; 
—STAGE_COUNTER— 
library ieee ; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
entity Stage_Counter is 
port( 
add_staged , add_clear: in stdjogic ; 
stages : in std_logic_vector (10 downto 0); 
st_stage : inout std_logic_vector(10 downto 0 ) ) ; 
end Stage_Counter; 
architecture rtl of Stage_Counter is 
shared variable s_count: std_logic_vector(10 downto 0) ; 
begin 
process(add_staged , add_clear, st_stage,stages) 
begin 
if (add_clear = ' 1 ' and st_stage /= stages) then 
st_stage <= "00000000000"; 
s_count := "00000000000"; 
elsif(add_staged'event and add_staged= '1') then 
st_stage <= s_count + 1 ; 
s_count := s_count + 1 ; 
end if; 
end process; 
end rt l ; 
—TEST_BENCH— 
LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 
USE ieee.std_logic_unsigned.all; 
USE ieee.numeric_std.ALL; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_textio.all; 
library STD; 
use std.textio.all; 
ENTITY Test_bench IS 
END Test_bench; 
ARCHITECTURE behavior OF Test bench IS 
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- Component Declaration for the Unit Under Test (UUT) 
COMPONENT FFT_Processor 
PORT( 
data j o : IN std_logic_vector(15 downto 0); 
final_op : OUT std_logic_vector(15 downto 0); 
clock_main : IN stdjogic; 
clock: IN stdjogic; 
enbl: IN stdjogic; 
reset: IN stdjogic; 
init: IN stdjogic 
); 
END COMPONENT; 
-Inputs 
signal data J o : stdJogic_vector(15 downto 0) := (others => '0'); 
signal clock_main : stdjogic := '0'; 
signal clock : stdjogic := '0'; 
signal enbl: stdjogic := '0'; 
signal reset: stdjogic := '0'; 
signal init: stdjogic := '0'; 
-Outputs 
signal final_op : stdJogic_vector(15 downto 0); 
— Clock period definitions (400ns, 10ns) 
constant clock_main_period : time := 400ns; 
constant clock_period : time := 10ns; 
BEGIN 
- Instantiate the Unit Under Test (UUT) 
uut: FFT_Processor PORT MAP ( 
datajo => datajo, 
final_op => final_op, 
clock_main => clock_main, 
clock => clock, 
enbl => enbl, 
reset => reset, 
init => init 
); 
process 
variable i : integer := 0 ; 
begin 
fori in 1 to 61000 loop 
clock <= ' 1 ' ; 
wait for clock_period/2 ; 
clock <= '0 ' ; 
wait for clock_period/2 ; 
end loop; 
end process ; 
process 
variable j : integer := 0 ; 
begin 
for j in 1 to 61000 loop 
clock_main <= ' 1 ' ; 
wait for clock_main_period/2 ; 
clock_main <= '0 ' ; 
wait for clockjnain_period/2 ; 
end loop; 
end process ; 
process 
file vectorjile : text open read_mode is "TestBench Jnputs.vhd"; 
variable I , 12 : line ; 
variable q , p : integer := 0 ; 
variable count: integer; 
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variable t_a , t_b : std_logic_vector (15 downto 0) ; 
variable space : character; 
begin 
while not ENDFILE(vector_file) loop 
q •= 15 ; 
readline(vector_file, 12); 
for p in 1 to 16 loop - data from RAM 
read(l2 , t_b(q)); 
q : = q - 1 ; 
end loop; 
q :=15 ; 
data_io <= t_b(15 downto 0) ; 
wait for clock_main_period ; 
end loop ; 
wait for 8 ms ; 
end process; 
- process to reset 
process 
begin 
reset < = T ; 
e n b l < = T ; 
wait for clock_period ; 
reset <= '0 ' ; 
wait; 
end process ; 
process 
begin 
i n i t < = T ; 
wait for clock_period ; 
wait for clock_period/2 ; 
init <= '0 ' ; 
wait; 
end process ; 
process 
FILE test_out_data: TEXT open WRITEJVIODE is "output.txt"; 
variable L1 : LINE; 
variable z : integer := 0 ; 
begin 
for z in 1 to 61000 loop 
if (final_op(0) = '0' or final_op(0) = '1') then 
write(L1, final_op(15 downto 0)); - nth value in row 
writeline(test_out_data, L1); - write row to output file 
end if; 
wait for clock_main_period ; 
end loop; 
wait for 8 ms ; 
end process; 
END; 
MATLAB Code 
%%RESULTS_COMPARISON%% 
clear 
input_text = textread('Test_Bench_lnputs.vhd', '%s'); 
configline= 1; 
input_num = char(input_text(configline)); 
length = bin2dec(input_num); 
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startline = 2; 
for f = startline:(startline+length-1) 
input_num = char(input_text(f)); 
m = input_num; 
processorjnput(1+f-startlineJ)=(-1)Abin2dec(m(1))*(bin2dec(m(2))*2A(-1)+bin2dec(m(3))*2A(-2)+bin2dec(rn(4))*2A(-
3)+bin2dec(m(5))*2A(-4)+bin2dec(m(6))*2A(-5)+bin2dec(rri(7))*2A(-6)+bin2dec(m(8))*2A(-7)+bin2dec(m(9))*2A(-
8)+bin2dec(m(10))*2A(-9)+bin2dec(m(11))*2A(-10)+bin2dec(m(12))*2A(-11)+bin2dec(m(13))*2A(-12)+bin2dec(m(14))*2A(-
13)+bin2dec(m(15))*2A(-14)+bin2dec(m(16))*2A(-15)); 
end 
processor_input; 
output_text = textread('output.b(t', '%s'); 
startline = 1; 
length_out = 2*length; 
for f = startline:(startline+length_out-1) 
output_num = char(output_text(f)); 
m = output_num; 
output_results(1+f-startline,1)=(-1)Abin2dec(m(1))*(bin2dec(m(2))*2A(-1)+bin2dec(m(3))*2A(-2)+bin2dec(m(4))*2A(-
3)+bin2dec(m(5))*2A(-4)+bin2dec(m(6))*2A(-5)+bin2dec(m(7))*2A(-6)+bin2dec(m(8))*2A(-7)+bin2dec(m(9))*2A(-
8)+bin2dec(m(10))*2A(-9)+bin2dec(m(11))*2A(-10)+bin2dec(m(12))*2A(-11)+bin2dec(rn(13))*2A(-12)+bin2dec(m(14))*2A(-
13)+bin2dec(m(15))*2A(-14)+bin2dec(m(16))*2A(-15)); 
end 
for g = 1 :length_out/2 
processor_fft_result(g,1) = output_results(g)+i*output_results(g+length_out/2); 
end 
%processor_fft_result 
Scaled_processor_fft_result = processor_fft_result*length; 
Scaled_processor_fft_result(1)= Scaled_processor_fft_result(1)*2;%fixes scaling of first term 
matlab_fft_result = fft(processorjnput); 
%scale = matlab_fft_result./processor_fft_result %gives scale 
comparison = matlab_fft_result-Scaled_processor_fft_result; 
maxComparison = max(comparison(2:length)) 
X = 1:length; 
%{ 
plot(X,abs(matlab_fft_result-Scaled_processor_fft_result),X,abs(matlab_fft_result)) 
ylabel('|MATLABResult-ProcessorResult|') 
xlabel('Sample') 
title('FFT processor error') 
xlim([0 length]) 
ylim([0 30]) 
%} 
plot(X,abs(matlab_fft_result-Scaled_processor_fft_result)) 
ylabel('|MATLABResult-ProcessorResult|') 
xlabel('Sample') 
title('FFT processor error') 
xlim([0 length]) 
%ylim([0 .5]) %2048pt scale 
ylim([0 .01]) %8pt scale 
ylim([0 .5]) %256pt scale 
figure(2) 
SNR = abs(matlab_fft_result)./abs(matlab_fft_result-Scaled_processor_fft_result); 
SNR_dB = 10*log10(abs(matlab_fft_result)) - 10*log10(abs(matlab_fft_result-Scaled_processor_fft_result)); 
%SNR_dB2 = 10*log10(SNR); % this is just another way to calculate 
%semilogy(X, SNR_dB) 
plot(X, SNR_dB) 
ylabel('SNR_d_B') 
xlabel('Sample') 
title('FFT processor SNR') 
xlim([0 length]) 
ylim([0 10A2]) 
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SNR_ave = mean(SNR) 
SNR_db_ave = mean(SNR_dB) 
%%CREATE_RANDOM_INPUTS %% 
clear 
length = 8; 
%length = 16; 
%length = 32; 
%length = 64; 
%length = 128; 
%length = 256; 
%length = 512; 
%length = 1024; 
%length = 2048; 
width = 16; 
rand_range = 1/sqrt(2); 
input_array = 2*rand_range*rand(1,length )-rand_range 
imag = '0000000000000000'; 
bin_string = '0000000000000000'; 
form = 1:length 
if input_array(m) <0 
bin_string(m,1)= ' 1 ' ; 
else 
bin_string(m,1)='0'; 
end 
bin_string(m,2:width) = Fr_dec2bin (input_array(m)); 
bin_string = strvcat(bin_string,'0000000000000000'); 
end 
config = dec2bin(length,16); 
for p=1 :length 
bin_string = strvcat(bin_string,imag); 
end 
config = dec2bin(length,16); 
bin_string = strvcat( config,bin_string); 
tojnput = bin_string 
fid = fopen('Test_Bench_lnputs.vhd', V ) ; 
%real 
forh = 1:2*length+1 
fprintf(fid, '%s\n', to_input(h,:)); 
end 
%imaginary 
%for n = 1 rlength 
% fprintf(fid, '%s\n', imag); 
%end 
fclose(fid); 
fprintf('Done. \n') 
%%DECIMAL_TO_BINARY_CONVERTER%% 
function [Frbin, str_Fr, Fr_dec] = Fr_dec2bin (dec) 
% Binary converter originally written by Sundar Krishnan, edited by David Rushforth 
Fr_bin = 0 ; 
exp_power = 0 ; 
precision = 15; 
str_Fr = num2str (dec, precision); 
if -isempty (findstr ( str_Fr, 'e')) 
exp_power = 0 ; 
[str_Fr_Bef_Exp, exp] = strtok ( str_Fr, ' e ' ) ; 
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[exp_power, ign ] = strtok ( exp, 'e ' ) ; 
exp_power = abs ( str2num (exp_power)); 
if length (str_Fr_Bef_Exp) >= 2 ; 
str_Fr_Bef_Exp (2) = Q ; 
end 
if exp (2) =='-' %<1e-005 
for k = 1 : exp_power - 1 
str_Fr_lnit_Zeros(k) = '0 ' ; 
end 
str_Fr = strcat ( '0.', str_Fr_lnit_Zeros, str_Fr_Bef_Exp ); 
elseif exp (2) == '+' % > 1.0e+015 
str_Fr = str_Fr_Bef_Exp ; 
if length ( str_Fr ) > exp_power + 1 
str_Fr ( end + 1 ) = str_Fr (end); 
for j = length (str_Fr) - 1 : -1 : ... 
length (str_Fr) - (exp_power + 1) + 1 
str_Fr( j) = str_Fr(j-1); 
end 
str_Fr (exp_power + 2) = '. '; 
end 
if length ( str_Fr ) < exp_power 
str_Fr = strcat ( str_Fr, ... 
repmat ( f0'], 1, exp_power - (length ( str_Fr) - 1 ) ) ) ; 
end 
end 
end 
[bef_dec, Fr_dec] = strtok ( str_Fr,'. '); 
bef_bin = dec2bin ( str2num (bef_dec)); 
len_strFr = length (Fr_dec); 
Fr_bin = " ; 
Fr_dec_Current = str2num (Fr_dec); 
for k = 1 : precision 
if Fr_dec_Current >= 2A(-k) 
Fr_bin = strcat ( Fr_bin, ' 1 ' ) ; 
Fr_dec_Current = Fr_dec_Current - 2A-(k); 
else 
Fr_bin = strcat ( Fr_bin, '0' ) ; 
end 
end%fork = 1 : 16 
if length(Fr_bin) == 16 & all ( Fr_bin == '0000000000000000') 
if Fr_dec_Current >= 2A-(17) 
Fr_bin = strcat ( Fr_bin, ' 1 ' ); 
Fr_dec_Current = Fr_dec_Current - 2^(17); 
if Fr_dec_Current >= 2A(-18) 
Fr_bin = strcat ( Fr_bin, ' 1 ' ) ; 
end 
else 
Fr_bin = strcat ( Fr_bin, '0' ); 
Fr_dec_Current = Fr_dec_Current - 2A-(18); 
if Fr_dec_Current >= 2^-19) 
Fr_bin = strcat ( Fr_bin, ' 1 ' ) ; 
end 
end 
elseif Fr_dec_Current >= 2A(-k-1) 
end 
if bef_bin == T 
Fr_bin = '111111111111111'; 
end 
%%CREATE_ROM_VALUES%% 
clear 
%ROM is written real, imag, real, imag,... every other address 
length = 2048; 
width = 16; 
for q = 0:length/2-1 
temp_array(q+1) = exp(j*2*pi/length*q); 
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input_array(2*q+1) = real(temp_array(q+1)); 
if abs(input_array(2*q+1 ))<10A-13 
input_array(2*q+1) = 0; 
end 
input_array(2*q+2) = imag(temp_array(q+1)); 
if abs(input_array(2*q+2))<10M3 
input_array(2*q+2) = 0; 
end 
end 
bin_string = '0000000000000000'; 
for m = 1 :length 
if input_array(m) <0 
bin_string(m,1)=T; 
else 
bin_string(m,1)= '0'; 
end 
bin_string(m,2:width) = Fr_dec2bin (input_array(m)); 
bin_string = strvcat(bin_string,'0000000000000000'); 
end 
for r = 0:length-1 
fprintf('%s', 'B"', bin_string(r+1,:),'",') 
fprintf(V) 
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